AD9548SLASHPCBZ datasheet(11/112 Pages) AD

11 / 112 page

AD9548

Rev. 0 | Page 11 of 112

SERIAL PORT SPECIFICATIONS—SPI MODE

Table 17.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

Internal 30 kΩ pull-up resistor

Input Logic 1 Voltage

2.0

Input Logic 0 Voltage

0.8

Input Logic 1 Current

μA

Input Logic 0 Current

110

μA

Input Capacitance

SCLK

Internal 30 kΩ pull-down resistor

Input Logic 1 Voltage

2.0

Input Logic 0 Voltage

0.8

Input Logic 1 Current

μA

Input Logic 0 Current

μA

Input Capacitance

SDIO

As an Input

Input Logic 1 Voltage

2.0

Input Logic 0 Voltage

0.8

Input Logic 1 Current

μA

Input Logic 0 Current

μA

Input Capacitance

As an Output

Output Logic 1 Voltage

2.7

1 mA load current

Output Logic 0 Voltage

0.4

1 mA load current

SDO

Output Logic 1 Voltage

2.7

1 mA load current

Output Logic 0 Voltage

0.4

1 mA load current

TIMING

SCLK

Clock Rate, 1/tCLK

MHz

Pulse Width High, tHI

Pulse Width Low, tLO

SDIO to SCLK Setup, tDS

SCLK to SDIO Hold, tDH

SCLK to Valid SDIO and SDO, tDV

CS to SCLK Setup (tS)

CS to SCLK Hold (tC)

CS Minimum Pulse Width High

SERIAL PORT SPECIFICATIONS—I2C MODE

Table 18.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

SDA, SCL (AS INPUT)

No internal pull-up/down resistor.

Input Logic 1 Voltage

0.7 × DVDD3

Input Logic 0 Voltage

0.3 × DVDD3

Input Current

−10

+10

μA

For VIN = 10% to 90% DVDD3

Hysteresis of Schmitt Trigger Inputs

0.015 × DVDD3

Pulse Width of Spikes That Must Be

Suppressed by the Input Filter, tSP

AD9548/PCBZ датащи(PDF) 11 Page - Analog Devices

AD9548/PCBZ датащи(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL