поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9548/PCBZ датащи(PDF) 78 Page - Analog Devices

номер детали AD9548/PCBZ
подробное описание детали  Quad/Octal Input Network Clock Generator/Synchronizer
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9548/PCBZ датащи(HTML) 78 Page - Analog Devices

Back Button AD9548/PCBZ Datasheet HTML 74Page - Analog Devices AD9548/PCBZ Datasheet HTML 75Page - Analog Devices AD9548/PCBZ Datasheet HTML 76Page - Analog Devices AD9548/PCBZ Datasheet HTML 77Page - Analog Devices AD9548/PCBZ Datasheet HTML 78Page - Analog Devices AD9548/PCBZ Datasheet HTML 79Page - Analog Devices AD9548/PCBZ Datasheet HTML 80Page - Analog Devices AD9548/PCBZ Datasheet HTML 81Page - Analog Devices AD9548/PCBZ Datasheet HTML 82Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 112 page
background image
AD9548
Rev. 0 | Page 78 of 112
Table 67. Distribution Synchronization
Address
Bits
Bit Name
Description
0402
[7:6]
Unused
[5:4]
Sync source
Select the sync source for the clock distribution output channels.
00 (default) = direct.
01 = active reference.
10 = DPLL feedback edge.
11 = reserved.
[3]
OUT3 sync mask
Mask the synchronous reset to the OUT3 divider.
0 (default) = unmasked
1 = masked.
[2]
OUT2 sync mask
Mask the synchronous reset to the OUT2 divider.
0 (default) = unmasked.
1 = masked.
[1]
OUT1 sync mask
Mask the synchronous reset to the OUT1 divider.
0 (default) = unmasked.
1 = masked.
[0]
OUT0 sync mask
Mask the synchronous reset to the OUT0 divider.
0 (default) = unmasked.
1 = masked.
Table 68. Automatic Synchronization
Address
Bits
Bit Name
Description
0403
[7:2]
Unused
[1:0]
Automatic sync mode
Autosync mode
00 (default) = disabled
01 = sync on DPLL frequency lock
10 = sync on DPLL phase lock
11 = reserved
Table 69. Distribution Channel Modes
Address
Bits
Bit Name
Description
0404
[7:6]
Unused
[5]
OUT0 CMOS phase
invert
When the output mode is CMOS, the bit inverts the relative phase between the two
CMOS output pins. Otherwise, this bit is nonfunctional.
0 (default) = not inverted.
1 = inverted.
[4]
OUT0 polarity invert
Invert the polarity of OUT0.
0 (default) = not inverted.
1 = inverted.
[3]
OUT0 drive strength
OUT0 output drive capability control.
0 (default) = CMOS: low drive strength; LVDS: 3.5 mA nominal.
1 = CMOS: normal drive strength; LVDS: 7 mA nominal.
[2:0]
OUT0 mode
OUT0 operating mode select.
000 = CMOS (both pins)
001 = CMOS (positive pin), tristate (negative pin).
010 = tristate (positive pin), CMOS (negative pin).
011 (default) = tristate (both pins).
100 = LVDS.
101 = LVPECL.
110 = reserved.
111 = reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com