MPC821 datasheet(71/242 Pages) NXP

71 / 242 page

Support Information

MPC8XXFADS Design Specification—Rev 0.1

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

in TABLE 5-5. "P5 - Interconnect Signals" below

5•1•6

P6 - 5V Power Connector

The 5V power connector - P6, is a 3-lead, two-part terminal block. The male part is soldered to the

pcb, while the receptacle is connected to the power supply. That way fast connection / disconnection

of power is facilitated and physical efforts are avoided on the solders, which therefore maintain solid

connection over time.

TABLE 5-5. P5 - Interconnect Signals

Pin No.

Signal Name

Attribute

Description

VFLS0

Visible history FLushes Status 0. Indicates in conjunction with

VFLS1, the number of instructions ﬂushed from the core’s history

buffer. Indicates also whether the MPC is in debug mode. If not

using the debug port, may be conﬁgured for alternate function.

When the FADS is disconnected from the ADI bundle, it may be

FRZ signal, depended on J1’s position.

SRESET~

I/O

Soft Reset line of the MPC. Active-low, Open-Drain.

GND

Ground.

DSCK

I/O

Debug Serial Clock. Over the rising edge of which serial date is

sampled by the MPC from DSDI signal. Over the falling edge of

which DSDI is driven towards the MPC and DSDO is driven by

the MPC. Conﬁgured on the MPC’s JTAG port.

When the debug-port controller is on the local MPC or when the

FADS is a debug-port controller for a target system - OUTPUT,

when the FADI bundle is disconnected from the FADS - INPUT.

GND

Ground

VFLS1

See VFLS0. When the FADS is disconnected from the ADI

bundle, it may be FRZ signal, depended on J1’s position.

HRESET~

I/O

Hard Reset line of the MPC. Active-low, Open-Drain

DSDI

I/O

Debug Serial Data In of the debug port. Conﬁgured on the MPC’s

JTAG port.

When the debug-port controller is on the local MPC or when the

FADS is a debug-port controller for a target system - OUTPUT,

when the ADI bundle is disconnected from the FADS - INPUT.

V3.3

3.3V Power indication. This line is merely for indication. No

signiﬁcant power may be drawn from this line.

DSDO

I/O

Debug Serial Data Output from the MPC. Conﬁgured on the

MPC’s JTAG port.

When the debug-port controller is on the local MPC or when the

ADI bundle is disconnected from the FADS - OUTPUT, when the

FADS is a debug-port controller for a target system - INPUT.

TABLE 5-6. P6 - Interconnect Signals

Number

Signal Name

Description

5V input from external power supply.

GND

GND line from external power supply.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC821 датащи(PDF) 71 Page - NXP Semiconductors

MPC821 датащи(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL