поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705C9AGRS/D датащи(PDF) 138 Page - NXP Semiconductors

номер детали HC705C9AGRS/D
подробное описание детали  General Release Specification
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705C9AGRS/D датащи(HTML) 138 Page - NXP Semiconductors

Back Button HC705C9AGRS/D Datasheet HTML 134Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 135Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 136Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 137Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 138Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 139Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 140Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 141Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 142Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 157 page
background image
General Release Specification
Control Timing
MC68HC705C9A — Rev. 2.0
Electrical Specifications
Figure 12-4. TCAP Timing Relationships
Table 12-4. Control Timing (VDD = 3.3 V)
(1)
Characteristic
Symbol
Min
Max
Unit
Frequency of Operation
Crystal
External Clock
fOSC
—
DC
2.0
2.0
MHz
Internal Operating Frequency (fOSC ÷ 2)
Crystal
External Clock
fOP
—
DC
1.0
1.0
MHz
Cycle Time
tCYC
1000
—
ns
Crystal Oscillator Start-up Time
tOXOV
—
100
ms
Stop Recovery Start-up Time (Crystal Oscillator)
tILCH
—
100
ms
RESET Pulse Width
tRL
1.5
—
tCYC
Timer
Resolution(2)
Input Capture Pulse Width
Input Capture Pulse Period
tRESL
tTH, tTL
tTLTL
4.0
125
(3)
—
—
—
tCYC
ns
tCYC
Interrupt Pulse Width Low (Edge-Triggered)
tILIH
250
—
ns
Interrupt Pulse Period
tILIL
(4)
—tCYC
OSC1 Pulse Width
tOH,tOL
200
—
ns
NOTES:
1. V
DD = 3.3Vdc ± 0.3 Vdc, VSS = 0 Vdc, TA = –40 to +85 °C, unless otherwise noted
2. Because a 2-bit prescaler in the timer must count four internal cycles (t
CYC), this is the limiting
minimum factor in determining the timer resolution.
3. The minimum period t
TLTL should not be less than the number of cycle times it takes to execute
the capture interrupt service routine plus 24 t
CYC.
4. The minimum t
ILIL should not be less than the number of cycle times it takes to execute the
interrupt service routine plus 19 t
CYC.
t
TLTL
*
TCAP PIN
t
TH
*
t
TL
*
* Refer to timer resolution data in Table 12-3 and Table 12-4.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com