поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

HC705C9AGRS/D датащи(PDF) 94 Page - NXP Semiconductors

номер детали HC705C9AGRS/D
подробное описание детали  General Release Specification
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705C9AGRS/D датащи(HTML) 94 Page - NXP Semiconductors

Back Button HC705C9AGRS/D Datasheet HTML 90Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 91Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 92Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 93Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 94Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 95Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 96Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 97Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 98Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 157 page
background image
General Release Specification
SCI I/O Registers
MC68HC705C9A — Rev. 2.0
Serial Communications Interface (SCI)
9.14.4 SCI Status Register (SCSR)
The SCI status register, shown in Figure 9-11, contains flags to signal
the following conditions:
•
Transfer of SCDR data to transmit shift register complete
•
Transmission complete
•
Transfer of receive shift register data SCDR complete
•
Receiver input idle
•
Noisy data
•
Framing error
TDRE — Transmit Data Register Empty
This clearable, read-only flag is set when the data in the SCDR
transfers to the transmit shift register. TDRE generates an interrupt
request if the TIE bit in SCCR2 is also set. Clear the TDRE bit by
reading the SCSR with TDRE set and then writing to the SCDR. Reset
sets the TDRE bit. Software must initialize the TDRE bit to logic zero
to avoid an instant interrupt request when turning the transmitter on.
1 = SCDR data transferred to transmit shift register
0 = SCDR data not transferred to transmit shift register
TC — Transmission Complete
This clearable, read-only flag is set when the TDRE bit is set, and no
data, preamble, or break character is being transmitted. TDRE
generates an interrupt request if the TCIE bit in SCCR2 is also set.
Clear the TC bit by reading the SCSR with TC set, and then writing to
$0010
Bit 7
6543
2
1
Bit 0
Read:
TDRE
TC
RDRF
IDLE
OR
NF
FE
Write:
Reset:
11000
0
0
—
= Unimplemented
Figure 9-11. SCI Status Register (SCSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com