HC705C9AGRSSLASHD datasheet(23/157 Pages) NXP

номер детали	HC705C9AGRS/D

подробное описание детали	General Release Specification

PDF	157 Pages

Scroll/Zoom	100%

производитель	NXP [NXP Semiconductors]

домашняя страница	http://www.nxp.com

Logo

23 / 157 page

General Release Specification

Mask Options

MC68HC705C9A — Rev. 2.0

General Description

1.5.2 C12 Mask Option Register (C12MOR)

The C12MOR register, shown in Figure 1-3, controls the following

options:

•

Select between MC68HC05C9A/C12A configuration

•

Enable/disable stop mode (C12A mode only)

•

Enable/disable COP (C12A mode only)

•

Edge-triggered only or edge- and level-triggered external interrupt

pin (IRQ pin) (C12A mode only).

C12A — C12A/C9A Mode Select

This read/write bit selects between C12A configuration and C9A

configuration.

1 = Configured to emulate MC68HC05C12A

0 = Configured to emulate MC68HC05C9A

C12IRQ — C12A Interrupt Request

This read/write bit selects between an edge-triggered only or edge-

and level-triggered external interrupt pin. If configured in C9A mode,

this bit has no effect and will be forced to zero regardless of the

programmed state.

1 = Edge and level interrupt option selected

0 = Edge-only interrupt option selected

NOTE:

Any Port B pin configured for interrupt capability will follow the same

edge or edge/level trigger as the IRQ pin.

$3FF1

Bit 7

Bit 0

Read:

SEC

C12COPE STOPDIS

C12IRQ

C12A

= Unimplemented

Figure 1-3. Mask Option Register 2

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705C9AGRS/D датащи(PDF) 23 Page - NXP Semiconductors

HC705C9AGRS/D датащи(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL