поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705C9AGRS/D датащи(PDF) 142 Page - NXP Semiconductors

номер детали HC705C9AGRS/D
подробное описание детали  General Release Specification
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705C9AGRS/D датащи(HTML) 142 Page - NXP Semiconductors

Back Button HC705C9AGRS/D Datasheet HTML 138Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 139Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 140Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 141Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 142Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 143Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 144Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 145Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 146Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 157 page
background image
General Release Specification
Serial Peripheral Interface Timing
MC68HC705C9A — Rev. 2.0
Electrical Specifications
Table 12-6. Serial Peripheral Interface Timing (V
DD = 3.3 Vdc)*
Num
Characteristic
Symbol
Min
Max
Unit
Operating Frequency
Master
Slave
f
OP
(M)
f
OP
(S)
dc
dc
0.5
1.0
f
OP
MHz
1
Cycle Time
Master
Slave
t
CYC
(M)
t
CYC
(S)
2.0
1.0
—
—
t
CYC
µs
2
Enable Lead Time
Master
Slave
t
LEAD
(M)
t
LEAD
(S)
†
500
—
—
ns
3
Enable Lag Time
Master
Slave
t
LAG
(M)
t
LAG
(S)
†
1.5
—
—
ns
µs
4
Clock (SCK) High Time
Master
Slave
t
W
(SCKH)M
t
W
(SCKH)S
720
400
—
—
ns
5
Clock (SCK) Low Time
Master
Slave
t
W
(SCKL)M
t
W
(SCKL)S
720
400
—
—
ns
6
Data Setup Time (Inputs)
Master
Slave
t
SU
(M)
t
SU
(S)
200
200
—
—
ns
7
Data Hold Time (Inputs)
Master
Slave
t
H
(M)
t
H
(S)
200
200
—
—
ns
8
Slave Access Time (Time to Data Active from
High-Impedance State)
t
A
0
250
ns
9
Slave Disable Time (Hold Time to High-Impedance State)
t
DIS
—
500
ns
10
Data Valid
Master (Before Capture Edge)
Slave (After Enable Edge)‡
t
V
(M)
t
V
(S)
0.25
—
—
500
t
CYC
(M)
ns
11
Data Hold Time (Outputs)
Master (After Capture Edge)
Slave (After Enable Edge)
t
HO
(M)
t
HO
(S)
0.25
0
—
—
t
CYC
(M)
ns
12
Rise Time (20% V
DD to 70% VDD, CL = 200 pF)
SPI Outputs (SCK, MOSI, and MISO)
SPI Inputs (SCK, MOSI, MISO, and SS)
t
RM
t
RS
—
—
200
2.0
ns
µs
13
Fall Time (70% V
DD to 20% VDD, CL = 200 pF)
SPI Outputs (SCK, MOSI, and MISO)
SPI Inputs (SCK, MOSI, MISO, and SS)
t
FM
t
FS
—
—
200
2.0
ns
µs
NOTES:
* V
DD = 3.3 Vdc ± 0.3 Vdc; VSS = 0 Vdc, TA = –40 to +85 °C. Refer to Figure 12-7 and Figure 12-8 for timing diagrams.
† Signal production depends on software
‡ Assumes 200 pF load on all SPI pins.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com