поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705C9AGRS/D датащи(PDF) 64 Page - NXP Semiconductors

номер детали HC705C9AGRS/D
подробное описание детали  General Release Specification
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705C9AGRS/D датащи(HTML) 64 Page - NXP Semiconductors

Back Button HC705C9AGRS/D Datasheet HTML 60Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 61Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 62Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 63Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 64Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 65Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 66Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 67Page - NXP Semiconductors HC705C9AGRS/D Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 157 page
background image
General Release Specification
Port B
MC68HC705C9A — Rev. 2.0
Input/Output Ports
Figure 7-1. Port A I/O Circuit
7.4 Port B
Port B is an 8-bit bidirectional port. The port B data register is at $0001
and the data direction register (DDR) is at $0005. The contents of the
port B data register are indeterminate at initial powerup and must be
initialized by user software. Reset does not affect the data registers, but
clears the data direction registers, thereby returning the ports to inputs.
Writing a one to a DDR bit sets the corresponding port pin to output
mode. Each of the port B pins has an optional external interrupt
capability that can be enabled by programming the corresponding bit in
the port B mask option register ($3FF0).
The interrupt option also enables a pullup device when the pin is
configured as an input. The edge or edge- and level-sensitivity of the
IRQ pin will also pertain to the enabled port B pins. Care needs to be
taken when using port B pins that have the pullup enabled. Before
switching from an output to an input, the data should be preconditioned
to a one to prevent an interrupt from occurring. The port B logic is shown
in Figure 7-2.
DATA DIRECTION
REGISTER BIT
LATCHED OUTPUT
DATA BIT
I/O
PIN
INPUT
REG
BIT
INPUT
I/O
OUTPUT
INTERNAL
HC05
CONNECTIONS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com