 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
CS47L35 датащи(PDF) 191 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS47L35 датащи(HTML) 191 Page - Cirrus Logic |
|
|
191 / 300 page  DS1085F3 191 CS47L35 4.16 Clocking and Sample Rates Figure 4-63. System Clocking The CS47L35 clocking control registers are described in Table 4-93. Table 4-93. Clocking Control Register Address Bit Label Default Description R256 (0x0100) Clock_32k_1 6 CLK_32K_ENA 0 32kHz Clock Enable 0 = Disabled 1 = Enabled 1:0 CLK_32K_ SRC[1:0] 10 32kHz Clock Source 00 = MCLK1 (direct) 01 = MCLK2 (direct) 10 = SYSCLK (automatically divided) 11 = Reserved MCLK2 MCLK1 SYSCLK AIF1BCLK AIF2BCLK AIF3BCLK CLK_32K_SRC 32k Clock Divider (Auto) Divider OPCLK OPCLK_SEL OPCLK_DIV Automatic Clocking Control SYSCLK_SRC SAMPLE_RATE_1 [4:0] SAMPLE_RATE_2 [4:0] SAMPLE_RATE_3 [4:0] FLL1_REFCLK_SRC Divider FLL1_GPCLK_DIV GPIO DSPCLK DSP_CLK_SRC FLL1 Divide by 3 Divide by 2 CLK_32K_ENA OPCLK_ENA SYSCLK_ENA DSP_CLK_ENA FLL1_GPCLK_ENA SYSCLK _FREQ [2:0] SYSCLK _FRAC DSP_CLK_FREQ [9:0] Divide by 6 AIF1LRCLK AIF2LRCLK AIF3LRCLK SLIMCLK |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
