поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS47L35 датащи(PDF) 75 Page - Cirrus Logic

номер детали CS47L35
подробное описание детали  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 датащи(HTML) 75 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 71Page - Cirrus Logic CS47L35 Datasheet HTML 72Page - Cirrus Logic CS47L35 Datasheet HTML 73Page - Cirrus Logic CS47L35 Datasheet HTML 74Page - Cirrus Logic CS47L35 Datasheet HTML 75Page - Cirrus Logic CS47L35 Datasheet HTML 76Page - Cirrus Logic CS47L35 Datasheet HTML 77Page - Cirrus Logic CS47L35 Datasheet HTML 78Page - Cirrus Logic CS47L35 Datasheet HTML 79Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 300 page
background image
DS1085F3
75
CS47L35
4.3 Digital Core
Figure 4-27. Isochronous Sample-Rate Converters (ISRCs)
The ISRC input control fields (see Fig. 4-27) are located at register addresses R2816–R2936 (0x0B00–0x0B78).
The full list of digital mixer control registers (R1600–R2936) is provided in Section 6. Generic register field definitions are
provided in Table 4-7.
The x_SRC fields select the input sources for the respective ISRC processing blocks. Note that the selected input sources
must be configured for the same sample rate as the ISRC to which they are connected.
The hexadecimal numbers in Fig. 4-27 indicate the corresponding x_SRC setting for selection of that signal as an input to
another digital-core function.
The ISRC paths should be kept disabled (ISRCn_INTm_ENA = 0, ISRCn_DECm_ENA = 0) if SYSCLK is not enabled.
The x_SRCn fields for all digital core functions should be held at 0x00 if SYSCLK is not enabled. SYSCLK must be present
and enabled before selecting other values for these fields. See Section 4.16.4 for further details (including requirements
for reconfiguring SYSCLK while digital core functions are enabled).
ISRCn_INT2_ENA
ISRCn_INT3_ENA
ISRCn_INT4_ENA
ISRCn_INT1_ENA
ISRCnINT1_SRC
ISRCnINT3_SRC
ISRCnINT4_SRC
ISRCnINT2_SRC
ISRC1 INT1 (A0h)
ISRC2 INT1 (A8h)
ISRC1 INT2 (A1h)
ISRC2 INT2 (A9h)
ISRC1 INT3 (A2h)
ISRC2 INT3 (AAh)
ISRC1 INT4 (A3h)
ISRC2 INT4 (ABh)
ISRCn_DEC2_ENA
ISRCn_DEC3_ENA
ISRCn_DEC4_ENA
ISRCn_DEC1_ENA
ISRCnDEC1_SRC
ISRCnDEC3_SRC
ISRCnDEC4_SRC
ISRCnDEC2_SRC
ISRC1 DEC1 (A4h)
ISRC2 DEC1 (ACh)
ISRC1 DEC2 (A5h)
ISRC2 DEC2 (ADh)
ISRC1 DEC3 (A6h)
ISRC2 DEC3 (AEh)
ISRC1 DEC4 (A7h)
ISRC2 DEC4 (AFh)
ISRCn_FSL
ISRCn_FSH
ISRC provides sample-rate conversions between synchronized sample rates on SYSCLK clock domain .
ISRCn_FSL identifies the lower of the two sample rates.
ISRCn_FSH identifies the higher of the two sample rates.
CS47L35 supports two ISRC blocks, i.e., n = 1 or 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com