поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS47L35 датащи(PDF) 168 Page - Cirrus Logic

номер детали CS47L35
подробное описание детали  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 датащи(HTML) 168 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 164Page - Cirrus Logic CS47L35 Datasheet HTML 165Page - Cirrus Logic CS47L35 Datasheet HTML 166Page - Cirrus Logic CS47L35 Datasheet HTML 167Page - Cirrus Logic CS47L35 Datasheet HTML 168Page - Cirrus Logic CS47L35 Datasheet HTML 169Page - Cirrus Logic CS47L35 Datasheet HTML 170Page - Cirrus Logic CS47L35 Datasheet HTML 171Page - Cirrus Logic CS47L35 Datasheet HTML 172Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 300 page
background image
168
DS1085F3
CS47L35
4.14 General-Purpose I/O
4.14.4 Button Detect (GPIO Input)—GPn_FN = 0x001
Button-detect functionality can be selected on a GPIO pin by setting the respective GPIO fields as described in
Section 4.14.1. The same functionality can be used to support a jack-detect input function.
It is recommended to enable the GPIO input debounce feature when using GPIOs as button input or jack-detect input.
The GPn_LVL fields may be read to determine the logic levels on a GPIO input, after the selectable debounce controls.
Note that GPn_LVL is not affected by the GPn_POL bit.
The debounced GPIO signals are also inputs to the interrupt-control circuit. An interrupt event is triggered on the rising
and falling edges of the GPIO input. The associated interrupt bits are latched once set; they can be polled at any time or
used to control the IRQ signal. See Section 4.15 for details of the interrupt event handling.
4.14.5 Logic 1 and Logic 0 Output (GPIO Output)—GPn_FN = 0x001
The CS47L35 can be programmed to drive a logic high or logic low level on a GPIO pin by selecting the GPIO Output
function as described in Section 4.14.1.
The output logic level is selected using the respective GPn_LVL bit. Note that, if a GPIO pin is configured as an output,
the respective GPn_LVL bits are write-only.
The polarity of the GPIO output can be inverted using the GPn_POL bits. If GPn_POL = 1, the external output is the
opposite logic level to GPn_LVL.
4.14.6 DSP GPIO (Low-Latency DSP Input/Output)—GPn_FN = 0x002
The DSP GPIO function provides an advanced I/O capability, supporting the requirements of the CS47L35 as a
multipurpose sensor hub. The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the
selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been
implemented in hardware.
The DSP GPIO function is selected by setting the respective GPIO fields as described in Section 4.14.1.
A full description of the DSP GPIO function is provided in Section 4.5.4.
Note that, if GPn_FN is set to 0x002, the respective pin direction (input or output) is set according to the DSP GPIO
configuration for that pin—the GPn_DIR control bit has no effect in this case.
Table 4-85. GPIO Alternate Functions
Name
Condition
Description
Direction
Output Driver
Configuration
AIF1BCLK/GPIO9
GP9_FN = 0x000
Audio Interface 1 bit clock
Digital I/OCMOS
AIF1LRCLK/GPIO11
GP11_FN = 0x000
Audio Interface 1 left/right clock
Digital I/O
CMOS
AIF1RXDAT/GPIO8
GP8_FN = 0x000
Audio Interface 1 RX digital audio data Digital input
CMOS
AIF1TXDAT/GPIO10
GP10_FN = 0x000
Audio Interface 1 TX digital audio data Digital output
CMOS
AIF2BCLK/GPIO13
GP13_FN = 0x000
Audio Interface 2 bit clock
Digital I/O
CMOS
AIF2LRCLK/GPIO15
GP15_FN = 0x000
Audio Interface 2 left/right clock
Digital I/O
CMOS
AIF2RXDAT/GPIO14
GP14_FN = 0x000
Audio Interface 2 RX digital audio data Digital input
CMOS
AIF2TXDAT/GPIO12
GP12_FN = 0x000
Audio Interface 2 TX digital audio data Digital output
CMOS
AIF3BCLK/GPIO2
GP2_FN = 0x000
Audio Interface 3 bit clock
Digital I/OCMOS
AIF3LRCLK/GPIO4
GP4_FN = 0x000
Audio Interface 3 left/right clock
Digital I/O
CMOS
AIF3RXDAT/GPIO3
GP3_FN = 0x000
Audio Interface 3 RX digital audio data Digital input
CMOS
AIF3TXDAT/GPIO1
GP1_FN = 0x000
Audio Interface 3 TX digital audio data Digital output
CMOS
MIF1SCLK/GPIO16
GP16_FN = 0x000
Master (I2C) Interface 1 clock
Digital output
Open drain
MIF1SDA/GPIO7
GP7_FN = 0x000
Master (I2C) Interface 1 data
Digital I/O
Open drain
SPKCLK/GPIO6
GP6_FN = 0x000
Digital speaker (PDM) clock
Digital output
CMOS
SPKDAT/GPIO5
GP5_FN = 0x000
Digital speaker (PDM) data
Digital outputCMOS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com