MPC8560CPX667JC datasheet(100/108 Pages) NXP

100 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

100

Freescale Semiconductor

Document Revision History

3.2

Updated Table 1 and Table 2 with 1.0 GHz device parameter requirements.

Added Section 2.1.2, “Power Sequencing”.

Added CPM port signal drive strength to Table 3.

Updated Table 4 with Maximum power data.

Updated Table 4 and Table 5 with 1 GHz speed grade information.

Updated Table 6 with corrected typical I/O power numbers.

Updated Table 7 Note 2 lower voltage measurement point.

Replaced Table 7 Note 5 with spread spectrum clocking guidelines.

Added to Table 8 rise and fall time information.

Added Section 4.4, “Real Time Clock Timing”.

Added precharge information to Section 6.2.2, “DDR SDRAM Output AC Timing Specifications”.

Removed VIL and VIH references from Table 21, Table 22, Table 23, and Table 24.

Added reference level note to Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, and Table 27.

Updated TXD references to TCG in Section 7.2.3.1, “TBI Transmit AC Timing Specifications”.

Updated tTTKHDX value in Table 25.

Updated PMA_RX_CLK references to RX_CLK in Section 7.2.3.2, “TBI Receive AC Timing

Specifications”.

Updated RXD references to RCG in Section 7.2.3.2, “TBI Receive AC Timing Specifications”.

Updated Table 27 Note 2.

Corrected Table 29 fMDC and tMDC to reflect the correct minimum operating frequency.

Updated Table 29 tMDKHDV and tMDKHDX values for clarification.

Added tLBKHKT and updated Note 2 in Table 32.

Corrected LGTA timing references in Figure 17.

Updated Figure 18, Figure 20, and Figure 22.

Corrected FCC output timing reference labels in Figure 24 and Figure 25.

Updated Figure 50.

Clarified Table 54 Note 5.

Updated Table 55 and Table 56 with 1 GHz information.

Added heat sink removal discussion to Section 16.2.3, “Thermal Interface Materials”.

Corrected and added 1 GHz part number to Table 63.

3.1

Updated Table 4 and Table 5.

Added Table 6.

Added MCK duty cycle to Table 16.

Updated fMDC, tMDC, tMDKHDV, and tMDKHDX parameters in Table 29.

Added LALE to tLBKHOV3 parameter in Table 31 and Table 32, and updated Figure 17.

Corrected active level designations of some of the pins in Table 54.

Updated Table 63.

Table 62. Document Revision History (continued)

Rev. No.

Substantive Change(s)

MPC8560CPX667JC датащи(PDF) 100 Page - NXP Semiconductors

MPC8560CPX667JC датащи(HTML) 100 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL