| поискавой системы для электроныых деталей |
|
MPC8560CPX667JC датащи(PDF) 17 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC8560CPX667JC датащи(HTML) 17 Page - NXP Semiconductors |
|
17 / 108 page ![]() MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2 Freescale Semiconductor 17 RESET Initialization 4.4 Real Time Clock Timing Table 10 provides the real time clock (RTC) AC timing specifications for the MPC8560. 5 RESET Initialization This section describes the AC electrical specifications for the RESET initialization timing requirements of the MPC8560. Table 7 provides the RESET initialization AC timing specifications for the MPC8560. Table 12 provides the PLL and DLL lock times. Table 10. RTC AC Timing Specifications Parameter/Condition Symbol Min Typical Max Unit Notes RTC clock high time tRTCH 2 x tCCB_CLK —— ns — RTC clock low time tRTCL 2 x tCCB_CLK —— ns — Table 11. RESET Initialization Timing Specifications Parameter/Condition Min Max Unit Notes Required assertion time of HRESET 100 — μs— Minimum assertion time for SRESET 512 — SYSCLKs 1 PLL input setup time with stable SYSCLK before HRESET negation 100 — μs— Input setup time for POR configs (other than PLL config) with respect to negation of HRESET 4 — SYSCLKs 1 Input hold time for POR configs (including PLL config) with respect to negation of HRESET 2 — SYSCLKs 1 Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET — 5 SYSCLKs 1 Notes: 1.SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8560. See the MPC8560 PowerQUICC III™ Integrated Communications Processor Preliminary Reference Manual for more details. Table 12. PLL and DLL Lock Times Parameter/Condition Min Max Unit Notes PLL lock times — 100 μs— DLL lock times 7680 122,880 CCB Clocks 1, 2 Notes: 1.DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum. 2. The CCB clock is determined by the SYSCLK × platform PLL ratio. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |