| поискавой системы для электроныых деталей |
|
K32L2AX датащи(PDF) 14 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
K32L2AX датащи(HTML) 14 Page - NXP Semiconductors |
|
14 / 96 page ![]() 2.1.7 Security This device implements security based on the mode selected from the flash module. The device security provides: • Security of the flash and MCU via SEC bit • Backdoor Key and NXP Backdoor key access support • Disable access to the debugger via the SWD interface-bit unique identification number, which is programmed in factory and loaded to SIM register after power-on reset. 2.1.8 Power management The System Mode Controller (SMC) provides multiple power options to allow the user to optimize power consumption for the level of functionality needed. Depending on the stop requirements of the user application, a variety of stop modes are available that provide state retention, partial power-down or full power-down of certain logic and/or memory. I/O states are held in all modes of operation. The following table compares the various power modes available. For each run mode, there is a corresponding Wait and Stop mode. Wait modes are similar to Arm Sleep modes. Stop modes (VLPS, STOP) are similar to Arm Sleep Deep mode. The Very Low Power Run (VLPR) operating mode can drastically reduce runtime power when the maximum bus frequency is not required to handle the application needs. The three primary modes of operation are Run, Wait, and Stop. The WFI instruction invokes both Wait and Stop modes for the chip. The primary modes are augmented in a number of ways to provide lower power based on application needs. Table 5. Chip power modes Chip mode Description Core mode Normal recovery method RUN (Normal Run) • Default mode out of reset • On-chip voltage regulator is on. Run — HRUN (High Speed Run) Allows maximum performance of chip. • On-chip voltage regulator is on. High Speed Run — WAIT (Normal Wait) - via WFI Allows peripherals to function while the core is in Sleep mode, reducing power. • NVIC remains sensitive to interrupts • Peripherals continue to be clocked. Sleep Interrupt Table continues on the next page... Overview 14 K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021 NXP Semiconductors |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |