поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

K32L2AX датащи(PDF) 62 Page - NXP Semiconductors

номер детали K32L2AX
подробное описание детали  K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

K32L2AX датащи(HTML) 62 Page - NXP Semiconductors

Back Button K32L2AX Datasheet HTML 58Page - NXP Semiconductors K32L2AX Datasheet HTML 59Page - NXP Semiconductors K32L2AX Datasheet HTML 60Page - NXP Semiconductors K32L2AX Datasheet HTML 61Page - NXP Semiconductors K32L2AX Datasheet HTML 62Page - NXP Semiconductors K32L2AX Datasheet HTML 63Page - NXP Semiconductors K32L2AX Datasheet HTML 64Page - NXP Semiconductors K32L2AX Datasheet HTML 65Page - NXP Semiconductors K32L2AX Datasheet HTML 66Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 96 page
background image
Table 34. 16-bit ADC operating conditions (continued)
Symbol
Description
Conditions
Min.
Typ.1
Max.
Unit
Notes
• fADCK > 8 MHz
• fADCK = 4–8 MHz
• fADCK < 4 MHz
13-bit / 12-bit modes
• fADCK > 16 MHz
• fADCK > 8 MHz
• fADCK = 4–8 MHz
• fADCK < 4 MHz
11-bit / 10-bit modes
• fADCK > 8 MHz
• fADCK = 4–8 MHz
• fADCK < 4MHz
9-bit / 8-bit modes
• fADCK > 8 MHz
• fADCK < 8 MHz
1
2
0.5
1
2
5
2
5
10
5
10
fADCK
ADC conversion
clock frequency
≤ 13-bit mode
1.0
24.0
MHz
5
16-bit mode
2.0
12.0
MHz
Crate
ADC conversion
rate
≤ 13-bit modes
No ADC hardware averaging
Continuous conversions
enabled, subsequent
conversion time
20.000
1200
ksps
6
Crate
ADC conversion
rate
16-bit mode
No ADC hardware averaging
Continuous conversions
enabled, subsequent
conversion time
37.037
461.467
ksps
6
1. Typical values assume VDDA = 3.0 V, Temp = 25 °C, fADCK = 1.0 MHz, unless otherwise stated. Typical values are for
reference only, and are not tested in production.
2. DC potential difference.
3. Assumes ADLSMP=0
4. This resistance is external to the MCU. To achieve the best results, the analog source resistance must be kept as low as
possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The RAS *
CAS time constant should be kept to < 1 ns.
5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.
Peripheral operating requirements and behaviors
62
K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com