поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

K32L2AX датащи(PDF) 79 Page - NXP Semiconductors

номер детали K32L2AX
подробное описание детали  K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

K32L2AX датащи(HTML) 79 Page - NXP Semiconductors

Back Button K32L2AX Datasheet HTML 75Page - NXP Semiconductors K32L2AX Datasheet HTML 76Page - NXP Semiconductors K32L2AX Datasheet HTML 77Page - NXP Semiconductors K32L2AX Datasheet HTML 78Page - NXP Semiconductors K32L2AX Datasheet HTML 79Page - NXP Semiconductors K32L2AX Datasheet HTML 80Page - NXP Semiconductors K32L2AX Datasheet HTML 81Page - NXP Semiconductors K32L2AX Datasheet HTML 82Page - NXP Semiconductors K32L2AX Datasheet HTML 83Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 96 page
background image
8.8.4 LPSPI switching specifications
The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus
with master and slave operations. Many of the transfer attributes are programmable.
The following tables provide timing characteristics for classic SPI timing modes.
All timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted,
as well as input signal transitions of 3 ns and a 30 pF maximum load on all LPSPI
pins.
NOTE
• Slew rate disabled pads are those pins with
PORTx_PCRn[SRE] bit cleared. Slew rate enabled pads
are those pins with PORTx_PCRn[SRE] bit set.
• To achieve high bit rate, it is recommended to use fast
pins (PTE20, PTE21, PTE22, PTE23, PTD4, PTD5,
PTD6, and PTD7) and/or high drive pins (PTC3, PTC4,
PTD4, PTD5, PTD6, and PTD7).
Table 48. LPSPI master mode timing on slew rate disabled pads
Num.
Symbol
Description
Min.
Max.
Unit
Note
1
fop
Frequency of operation
fperiph/2048
fperiph/2
Hz
1
2
tSPSCK
SPSCK period
2 x tperiph
2048 x
tperiph
ns
2
3
tLead
Enable lead time
1/2
tSPSCK
4
tLag
Enable lag time
1/2
tSPSCK
5
tWSPSCK Clock (SPSCK) high or low time
tperiph - 30
1024 x
tperiph
ns
6
tSU
Data setup time (inputs)
18
ns
7
tHI
Data hold time (inputs)
0
ns
8
tv
Data valid (after SPSCK edge)
15
ns
9
tHO
Data hold time (outputs)
0
ns
10
tRI
Rise time input
tperiph - 25
ns
tFI
Fall time input
11
tRO
Rise time output
25
ns
tFO
Fall time output
1. fperiph is the LPSPI peripheral functional clock.
2. tperiph = 1/fperiph
Peripheral operating requirements and behaviors
K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021
79
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com