| поискавой системы для электроныых деталей |
|
TMS320LC2401AVFS датащи(PDF) 93 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320LC2401AVFS датащи(HTML) 93 Page - Texas Instruments |
|
93 / 134 page ![]() SPI master mode external timing parameters (clock phase = 1)†‡ (see Figure 42) NO. SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2 SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3 UNIT NO. MIN MAX MIN MAX UNIT 1 tc(SPC)M Cycle time, SPICLK 4tc(CO) 128tc(CO) 5tc(CO) 127tc(CO) ns 2§ tw(SPCH)M Pulse duration, SPICLK high (clock polarity = 0) 0.5tc(SPC)M−10 0.5tc(SPC)M 0.5tc(SPC)M−0.5tc(CO)−10 0.5tc(SPC)M −0.5tc(CO) ns 2§ tw(SPCL)M Pulse duration, SPICLK low (clock polarity = 1) 0.5tc(SPC)M−10 0.5tc(SPC)M 0.5tc(SPC)M−0.5tc(CO)−10 0.5tc(SPC)M −0.5tc(CO) ns 3§ tw(SPCL)M Pulse duration, SPICLK low (clock polarity = 0) 0.5tc(SPC)M−10 0.5tc(SPC)M 0.5tc(SPC)M+0.5tc(CO)−10 0.5tc(SPC)M + 0.5tc(CO) ns 3§ tw(SPCH)M Pulse duration, SPICLK high (clock polarity = 1) 0.5tc(SPC)M−10 0.5tc(SPC)M 0.5tc(SPC)M+0.5tc(CO)−10 0.5tc(SPC)M + 0.5tc(CO) ns 6§ tsu(SIMO-SPCH)M Setup time, SPISIMO data valid before SPICLK high (clock polarity = 0) 0.5tc(SPC)M−10 0.5tc(SPC)M −10 ns 6§ tsu(SIMO-SPCL)M Setup time, SPISIMO data valid before SPICLK low (clock polarity = 1) 0.5tc(SPC)M−10 0.5tc(SPC)M −10 ns 7§ tv(SPCH-SIMO)M Valid time, SPISIMO data valid after SPICLK high (clock polarity =0) 0.5tc(SPC)M−10 0.5tc(SPC)M −10 ns 7§ tv(SPCL-SIMO)M Valid time, SPISIMO data valid after SPICLK low (clock polarity =1) 0.5tc(SPC)M−10 0.5tc(SPC)M −10 ns 10§ tsu(SOMI-SPCH)M Setup time, SPISOMI before SPICLK high (clock polarity = 0) 0 0 ns 10§ tsu(SOMI-SPCL)M Setup time, SPISOMI before SPICLK low (clock polarity = 1) 0 0 ns 11§ tv(SPCH-SOMI)M Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0) 0.25tc(SPC)M−10 0.5tc(SPC)M−10 ns 11§ tv(SPCL-SOMI)M Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1) 0.25tc(SPC)M−10 0.5tc(SPC)M−10 ns † The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set. ‡ tc = system clock cycle time = 1/CLKOUT = tc(CO) § The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6). |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |