| поискавой системы для электроныых деталей |
|
TMS320LC2401AVFS датащи(PDF) 52 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320LC2401AVFS датащи(HTML) 52 Page - Texas Instruments |
|
52 / 134 page ![]() TMS320LF2407A,TMS320LF2406A,TMS320LF2403A,TMS320LF2402A TMS320LC2406A,TMS320LC2404A,TMS320LC2403A,TMS320LC2402A DSP CONTROLLERS SPRS145K − JULY 2000 − REVISED AUGUST 2005 52 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 controller area network (CAN) module (continued) The mailboxes are situated in one 48-word x 16-bit RAM. It can be written to or read by the CPU or the CAN. The CAN write or read access, as well as the CPU read access, needs one clock cycle. The CPU write access needs two clock cycles. In these two clock cycles, the CAN performs a read-modify-write cycle and, therefore, inserts one wait state for the CPU. Address bit 0 of the address bus used when accessing the RAM decides if the lower (0) or the higher (1) 16-bit word of the 32-bit word is taken. The RAM location is determined by the upper bits 5 to 1 of the address bus. Table 8. 3.3-V CAN Transceivers for the TMS320Lx240xA DSPs PART NUMBER LOW-POWER MODE INTEGRATED SLOPE CONTROL Vref PIN TA MARKED AS† SN65HVD230 370 µA standby mode Yes Yes VP230 SN65HVD231 40 nA sleep mode Yes Yes −40 °C to 85°C VP231 SN65HVD232 No standby or sleep mode No No 40 C to 85 C VP232 † This is the nomenclature printed on the device, since the footprint is too small to accommodate the entire part number. CAN interrupt logic There are two interrupt requests from the CAN module to the peripheral interrupt expansion (PIE) controller: the mailbox interrupt and the error interrupt. Both interrupts can assert either a high-priority request or a low-priority request to the CPU. Since CAN mailboxes can generate multiple interrupts, the software should read the CAN_IFR register for every interrupt and prioritize the interrupt service, or else, these multiple interrupts will not be recognized by the CPU and PIE hardware logic. Each interrupt routine should service all the interrupt bits that are set and clear them after service. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |