PIC16C71 datasheet(100/337 Pages) MICROCHIP

100 / 337 page

PIC16C6X

DS30234D-page 100

11.5.1

SLAVE MODE

In slave mode, the SCL and SDA pins must be conﬁg-

ured as inputs (TRISC<4:3> set). The SSP module will

override the input state with the output data when

required (slave-transmitter).

When an address is matched or the data transfer after

an address match is received, the hardware automati-

cally will generate the acknowledge (ACK) pulse, and

then load the SSPBUF register with the received value

currently in the SSPSR register.

There are certain conditions that will cause the SSP

module not to give this ACK pulse. These are if either

(or both):

The buffer full bit BF (SSPSTAT<0>) was set

before the transfer was received.

The overﬂow bit SSPOV (SSPCON<6>) was set

before the transfer was received.

In this case, the SSPSR register value is not loaded

into the SSPBUF, but bit SSPIF (PIR1<3>) is set.

Table 11-4 shows what happens when a data transfer

byte is received, given the status of bits BF and SSPOV.

The shaded cells show the condition where user soft-

ware did not properly clear the overﬂow condition. Flag

bit BF is cleared by reading the SSPBUF register while

bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and

low for proper operation. The high and low times of the

I2C speciﬁcation as well as the requirement of the SSP

module is shown in timing parameter #100 and param-

eter #101.

11.5.1.1

ADDRESSING

Once the SSP module has been enabled, it waits for a

START condition to occur. Following the START condi-

tion, the 8-bits are shifted into the SSPSR register. All

incoming bits are sampled with the rising edge of the

clock (SCL) line. The value of register SSPSR<7:1> is

compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth

clock (SCL) pulse. If the addresses match, and the BF

and SSPOV bits are clear, the following events occur:

The SSPSR register value is loaded into the

SSPBUF register.

The buffer full bit, BF is set.

An ACK pulse is generated.

SSP interrupt ﬂag bit, SSPIF (PIR1<3>) is set

(interrupt is generated if enabled) - on the falling

edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be

received by the slave (Figure 11-16). The ﬁve Most Sig-

niﬁcant bits (MSbs) of the ﬁrst address byte specify if

this is a 10-bit address. Bit R/W (SSPSTAT<2>) must

specify a write so the slave device will receive the sec-

ond address byte. For a 10-bit address the ﬁrst byte

would equal ‘1111 0 A9 A8 0’, where A9 and A8 are

the two MSbs of the address. The sequence of events

for 10-bit address is as follows, with steps 7- 9 for slave-

transmitter:

Receive ﬁrst (high) byte of Address (bits SSPIF,

BF, and bit UA (SSPSTAT<1>) are set).

Update the SSPADD register with second (low)

byte of Address (clears bit UA and releases the

SCL line).

Read the SSPBUF register (clears bit BF) and

clear ﬂag bit SSPIF.

Receive second (low) byte of Address (bits

SSPIF, BF, and UA are set).

Update the SSPADD register with the ﬁrst (high)

byte of Address, if match releases SCL line, this

will clear bit UA.

Read the SSPBUF register (clears bit BF) and

clear ﬂag bit SSPIF.

Receive repeated START condition.

Receive ﬁrst (high) byte of Address (bits SSPIF

and BF are set).

Read the SSPBUF register (clears bit BF) and

clear ﬂag bit SSPIF.

TABLE 11-4:

DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data

Transfer is Received

SSPSR

→ SSPBUF

Generate ACK

Pulse

Set bit SSPIF

(SSP Interrupt occurs

if enabled)

SSPOV

Yes

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PIC16C71 датащи(PDF) 100 Page - Microchip Technology

PIC16C71 датащи(HTML) 100 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL