поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC16C71 датащи(PDF) 38 Page - Microchip Technology

номер детали PIC16C71
подробное описание детали  8-Bit CMOS Microcontrollers
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16C71 датащи(HTML) 38 Page - Microchip Technology

Back Button PIC16C71 Datasheet HTML 34Page - Microchip Technology PIC16C71 Datasheet HTML 35Page - Microchip Technology PIC16C71 Datasheet HTML 36Page - Microchip Technology PIC16C71 Datasheet HTML 37Page - Microchip Technology PIC16C71 Datasheet HTML 38Page - Microchip Technology PIC16C71 Datasheet HTML 39Page - Microchip Technology PIC16C71 Datasheet HTML 40Page - Microchip Technology PIC16C71 Datasheet HTML 41Page - Microchip Technology PIC16C71 Datasheet HTML 42Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 337 page
background image
PIC16C6X
DS30234D-page 38
© 1997 Microchip Technology Inc.
4.2.2.4
PIE1 REGISTER
This register contains the individual enable bits for the
peripheral interrupts.
Applicable Devices
61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67
Note:
Bit PEIE (INTCON<6>) must be set to
enable any peripheral interrupt.
FIGURE 4-12: PIE1 REGISTER FOR PIC16C62/62A/R62 (ADDRESS 8Ch)
RW-0
R/W-0
U-0
U-0
R/W-0
R/W-0
R/W-0
R/W-0
SSPIE
CCP1IE
TMR2IE
TMR1IE
R
= Readable bit
W = Writable bit
U
= Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7-6:
Reserved: Always maintain these bits clear.
bit 5-4:
Unimplemented: Read as '0'
bit 3:
SSPIE: Synchronous Serial Port Interrupt Enable bit
1 = Enables the SSP interrupt
0 = Disables the SSP interrupt
bit 2:
CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
bit 1:
TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1 = Enables the TMR2 to PR2 match interrupt
0 = Disables the TMR2 to PR2 match interrupt
bit 0:
TMR1IE: TMR1 Overflow Interrupt Enable bit
1 = Enables the TMR1 overflow interrupt
0 = Disables the TMR1 overflow interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com