PIC16C71 datasheet(98/337 Pages) MICROCHIP

98 / 337 page

PIC16C6X

DS30234D-page 98

11.4.4

MULTI-MASTER

The I2C protocol allows a system to have more than

one master. This is called multi-master. When two or

more masters try to transfer data at the same time, arbi-

tration and synchronization occur.

11.4.4.1

ARBITRATION

Arbitration takes place on the SDA line, while the SCL

line is high. The master which transmits a high when

the other master transmits a low loses arbitration

(Figure 11-22), and turns off its data output stage. A

master which lost arbitration can generate clock pulses

until the end of the data byte where it lost arbitration.

When the master devices are addressing the same

device, arbitration continues into the data.

FIGURE 11-22: MULTI-MASTER

ARBITRATION

(TWO MASTERS)

Masters that also incorporate the slave function, and

have lost arbitration must immediately switch over to

slave-receiver mode. This is because the winning mas-

ter-transmitter may be addressing it.

Arbitration is not allowed between:

• A repeated START condition

• A STOP condition and a data bit

• A repeated START condition and a STOP condi-

tion

Care needs to be taken to ensure that these conditions

do not occur.

transmitter 1 loses arbitration

DATA 1 SDA

DATA 1

DATA 2

SDA

SCL

11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have

started arbitration. This is performed using a wired-

AND connection to the SCL line. A high to low transition

on the SCL line causes the concerned devices to start

counting off their low period. Once a device clock has

gone low, it will hold the SCL line low until its SCL high

state is reached. The low to high transition of this clock

may not change the state of the SCL line, if another

device clock is still within its low period. The SCL line is

held low by the device with the longest low period.

Devices with shorter low periods enter a high wait-

state, until the SCL line comes high. When the SCL line

comes high, all devices start counting off their high

periods. The ﬁrst device to complete its high period will

pull the SCL line low. The SCL line high time is deter-

mined by the device with the shortest high period,

Figure 11-23.

FIGURE 11-23: CLOCK SYNCHRONIZATION

CLK

SCL

wait

state

start counting

HIGH period

counter

reset

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PIC16C71 датащи(PDF) 98 Page - Microchip Technology

PIC16C71 датащи(HTML) 98 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL