ATtiny167-ESSZ datasheet(74/282 Pages) ATMEL

74 / 282 page

7728D–AVR–07/09

ATtiny87/ATtiny167

Table 9-2 summarizes the function of the overriding signals. The pin and port indexes from

Figure 9-6 are not shown in the succeeding tables. The overriding signals are generated inter-

nally in the modules having the alternate function.

The following subsections shortly describe the alternate functions for each port, and relate the

overriding signals to the alternate function. Refer to the alternate function description for fur-

ther details.

Table 9-2.

Generic Description of Overriding Signals for Alternate Functions

Signal Name

Full Name

Description

PUOE

Pull-up Override

Enable

If this signal is set, the pull-up enable is controlled by the PUOV

signal. If this signal is cleared, the pull-up is enabled when

{DDxn, PORTxn, (PUD or PDUx)} = 0, 1, 0.

PUOV

Pull-up Override

Value

If PUOE is set, the pull-up is enabled/disabled when PUOV is

set/cleared, regardless of the setting of the DDxn, PORTxn,

PUD and PUDx Register bits.

DDOE

Data Direction

Override Enable

If this signal is set, the Output Driver Enable is controlled by the

DDOV signal. If this signal is cleared, the Output driver is

enabled by the DDxn Register bit.

DDOV

Data Direction

Override Value

If DDOE is set, the Output Driver is enabled/disabled when

DDOV is set/cleared, regardless of the setting of the DDxn

PVOE

Port Value Override

Enable

If this signal is set and the Output Driver is enabled, the port

value is controlled by the PVOV signal. If PVOE is cleared, and

the Output Driver is enabled, the port Value is controlled by the

PORTxn Register bit.

PVOV

Port Value Override

Value

If PVOE is set, the port value is set to PVOV, regardless of the

setting of the PORTxn Register bit.

PTOE

Port Toggle Override

Enable

If PTOE is set, the PORTxn Register bit is inverted.

DIEOE

Digital Input Enable

Override Enable

If this bit is set, the Digital Input Enable is controlled by the

DIEOV signal. If this signal is cleared, the Digital Input Enable is

determined by MCU state (Normal mode, sleep mode).

DIEOV

Digital Input Enable

Override Value

If DIEOE is set, the Digital Input is enabled/disabled when

DIEOV is set/cleared, regardless of the MCU state (Normal

mode, sleep mode).

Digital Input

This is the Digital Input to alternate functions. In the figure, the

signal is connected to the output of the Schmitt Trigger but

before the synchronizer. Unless the Digital Input is used as a

clock source, the module with the alternate function will use its

own synchronizer.

AIO

Analog Input/Output

This is the Analog Input/output to/from alternate functions. The

signal is connected directly to the pad, and can be used

bi-directionally.

ATtiny167-ESSZ датащи(PDF) 74 Page - ATMEL Corporation

ATtiny167-ESSZ датащи(HTML) 74 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL