поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8610EC датащи(PDF) 19 Page - Freescale Semiconductor, Inc

номер детали MPC8610EC
подробное описание детали  Integrated Host Processor Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8610EC датащи(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8610EC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 96 page
background image
Electrical Characteristics
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
19
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8610.
Figure 2. Overshoot/Undershoot Voltage for M/B/OVIN
The MPC8610 core voltage must always be provided at nominal VDD_Core (see Table 3 for actual recommended core voltage).
Voltage to the external interface I/Os are provided through separate sets of supply pins and must be provided at the voltages
shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. OVDD-based receivers
are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a
single-ended differential receiver referenced to each externally supplied MVREF signal (nominally set to GVDD/2) as is
appropriate for the (SSTL-18 and SSTL-2) electrical signaling standards.
2.1.3
Output Driver Characteristics
Table 4 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.
Table 4. Output Drive Capability
Driver Type
Programmable
Output Impedance
(
Ω)
Supply
Voltage
Notes
DDR signals
18
36 (half strength mode)
GVDD = 2.5 V
1, 4, 6
DDR2 signals
18
36 (half strength mode)
GVDD = 1.8 V
1, 5, 6
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
G/O/B/X/SVDD + 20%
G/O/B/X/SVDD
G/O/B/X/SVDD + 5%
of tCLK
1
1. tCLK references clocks for various functional blocks as follows:
VIH
VIL
Note:
For DDR, tCLK references MCK.
For LBIU, tCLK references LCLK.
For PCI, tCLK references PCI_CLK or SYSCLK.
For I2C and JTAG, tCLK references SYSCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com