поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8610EC датащи(PDF) 72 Page - Freescale Semiconductor, Inc

номер детали MPC8610EC
подробное описание детали  Integrated Host Processor Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8610EC датащи(HTML) 72 Page - Freescale Semiconductor, Inc

Back Button MPC8610EC Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 76Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 96 page
background image
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0
Hardware Design Considerations
Freescale Semiconductor
72
Figure 47 provides the boundary-scan timing diagram.
Figure 47. Boundary-Scan Timing Diagram
3
Hardware Design Considerations
This section provides electrical and thermal design recommendations for successful application of the MPC8610.
3.1
System Clocking
This section describes the PLL configuration of the MPC8610. Note that the platform clock is identical to the internal MPX bus
clock.
This device includes six PLLs, as follows:
1.
The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio
between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in
Section 3.1.2, “Platform/MPX to SYSCLK PLL Ratio.”
2.
The e600 core PLL generates the core clock from the platform clock. The frequency ratio between the e600 core
clock and the platform clock is selected using the e600 PLL ratio configuration bits as described in Section 3.1.3,
“e600 Core to MPX/Platform Clock PLL Ratio.”
3.
The PCI PLL generates the clocking for the PCI bus
4.
Each of the two SerDes blocks has a PLL.
VM = Midpoint Voltage (OVDD/2)
VM
VM
tJTDVKH
tJTDXKH
Boundary
Data Outputs
Boundary
Data Outputs
JTAG
External Clock
Boundary
Data Inputs
Output Data Valid
tJTKLDX
tJTKLDZ
tJTKLDV
Input
Data Valid
Output Data Valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com