| поискавой системы для электроныых деталей |
|
MPC8610EC датащи(PDF) 59 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8610EC датащи(HTML) 59 Page - Freescale Semiconductor, Inc |
|
59 / 96 page ![]() Electrical Characteristics MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0 Freescale Semiconductor 59 Figure 34. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only) Figure 35 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver’s common mode voltage is higher than the MPC8610 SerDes reference clock input’s allowed range (100 to 400 mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50- Ω termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component. Figure 35. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only) Figure 36 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver’s DC levels (both common mode voltages and output swing) are incompatible with MPC8610 SerDes reference clock input’s DC requirement, AC-coupling has to be used. Figure 36 assumes that the LVPECL clock driver’s output impedance is 50 Ω. R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 to 240 Ω depending on clock driver vendor’s requirement. R2 is used together with the SerDes reference clock receiver’s 50- Ω termination resistor to attenuate the LVPECL output’s differential peak level such that it meets the MPC8610 SerDes reference clock’s differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output’s differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, 50 Ω 50 Ω SD n_REF_CLK SD n_REF_CLK Clock Driver 100 Ω Differential PWB Trace Clock driver vendor dependent source termination resistor CLK_Out CLK_Out HCSL CLK Driver Chip 33 Ω 33 Ω Total 50 Ω. Assume clock driver’s output impedance is about 16 Ω. MPC8610 CLK_Out SerDes Refer. CLK Receiver Clock Driver SD n_REF_CLK SD n_REF_CLK Clock Driver 100 Ω Differential PWB Trace CLK_Out CLK_Out LVDS CLK Driver Chip 10 nF 10 nF MPC8610 SerDes Refer. CLK Receiver 50 Ω 50 Ω Clock Driver |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |