MPC8610EC datasheet(15/96 Pages) FREESCALE

15 / 96 page

Pin Assignments and Reset States

MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

MDVAL

cfg_boot_vector

AC20

—

BVDD

Notes:

1. Multi-pin signals such as LDP[0:3] have their physical package pin numbers listed in order corresponding to the signal names.

2. Stub series terminated logic type pins.

3. All SSI signals are multiplexed with eLBC signals.

4. Low voltage transistor-transistor logic (LVTTL) type pins.

5. DIU_LD[23:16] = RED[7:0]

DIU_LD[15:8] = GREEN[7:0]

DIU_LD[7:0] = BLUE[7:0]

6. The pins for the SSI interface on the device are multiplexed with certain eLBC signals, which have the ability to operate at a

different voltage than the other standard I/O signals. If the device is configured such that the eLBC uses a different voltage

than standard I/O and an SSI port on the device is used, then level shifters are required on the SSI signals to ensure they

correctly interface to other devices on the board at the proper voltage.

7. This pin should be pulled to ground with a 100-

Ω resistor.

8. This pin should be pulled to ground with a 200-

Ω resistor.

9. These pins should be left floating.

10.This is a SerDes PLL/DLL digital test signal and is only for factory use.

11.This is a SerDes PLL/DLL analog test signal and is only for factory use.

12.This pin should be pulled down if the platform frequency is 400 MHz or below.

13.This pin should be pulled down if the core frequency is 800 MHz or below.

14.MSRCID[1:2], DIU_LD[5:6] and TRIG_OUT/READY should NOT be pulled down (or driven low) during reset.15. The pins in

this section are reset configuration pins. Each pin has a weak internal pull-up P-FET which is enabled only when the

processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k

Ω pull-down

resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down

the value of the net at reset, then a pullup or active driver is needed.

16.These pins should be left floating.

17.Must be tied low if unused.

18.This output is actively driven during reset rather than being tri-stated during reset.

19.MDIC[0] should be connected to ground with an 18-

Ω resistor ± 1-Ω and MDIC[1] should be connected to GVDD with an

18-

Ω resistor ± 1-Ω. These pins are used for automatic calibration of the DDR IOs.

20.This pin is a reset configuration pin and appears again in the Reset Configuration Signals section of this table. See the Reset

Configuration Signals section of this table for config name and connection details.

21.Recommend a weak pull-up resistor (1–10 k

Ω) be placed from this pin to its power supply.

22.This multiplexed pin has input status in one mode and output in another.

23.This pin is a multiplexed signal for different functional blocks and appears more than once in this table.

24.For systems which boot from local bus (GPCM)-controlled flash, a pullup on LGPL4 is required.

25.This pin is open drain signal.

26.These are test signals for factory use only and must be pulled up (100-

Ω to 1- kΩ.) to OVDD for normal machine operation.

27.These JTAG pins have weak internal pull-up P-FETs that are always enabled.

28.These pins are connected to the power/ground planes internally and may be used by the core power supply to improve

tracking and regulation.

Table 1. Signal Reference by Functional Block (continued)

Name1

Package Pin Number

Pin Type

Power Supply

Notes

MPC8610EC датащи(PDF) 15 Page - Freescale Semiconductor, Inc

MPC8610EC датащи(HTML) 15 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL