поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8610EC датащи(PDF) 26 Page - Freescale Semiconductor, Inc

номер детали MPC8610EC
подробное описание детали  Integrated Host Processor Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8610EC датащи(HTML) 26 Page - Freescale Semiconductor, Inc

Back Button MPC8610EC Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8610EC Datasheet HTML 30Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 96 page
background image
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0
Electrical Characteristics
Freescale Semiconductor
26
2.4.5
Other Input Clocks
For information on the input clocks of other functional blocks of the platform such as SerDes see the specific section of this
document.
2.5
RESET Initialization
Table 12 describes the AC electrical specifications for the RESET initialization timing requirements of the MPC8610.
Table 13 provides the PLL lock times.
2.6
DDR and DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8610. Note that DDR
SDRAM is GVDD = 2.5 V and DDR2 SDRAM is GVDD = 1.8 V.
Table 12. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
—
μs
Minimum assertion time for SRESET
3
—
SYSCLKs
1
Platform PLL input setup time with stable SYSCLK before HRESET
negation
100
—
μs2
Input setup time for POR configs (other than PLL config) with respect to
negation of HRESET
4
—
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with respect to
negation of HRESET
2
—
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR configs
with respect to negation of HRESET
—
5
SYSCLKs
1
Notes:
1. SYSCLK is he primary clock input for the device.
2. This is related to HRESET assertion time.
Table 13. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times (platform, PCI and e600 core)
—
100
μs1
Notes:
1. The PLL lock time for the e600 core PLL requires an additional 255 platform clock cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com