TMP86CS64AFG datasheet(29/202 Pages) TOSHIBA

29 / 202 page

Page 19

TMP86CS64AFG

2.2.3.3 STOP Mode

In the STOP mode, all system operations including oscillators are halted, and the internal conditions

immediately before the halt are retained with low-power dissipation.

The STOP mode is entered by setting the system control register 1, and exited with the STOP pin input.

After the warm-up period time has expired, the CPU returns to the mode it was before entering the STOP

mode, and program execution resumes with the instruction immediately following the instruction that

activated the STOP mode.

2.2.3.4 Operation Mode Transition

Note 1: NORMAL1 and NORMAL2 modes are generically called NORMAL mode: SLOW1 and SLOW2 are called SLOW mode:

IDLE0 and IDLE1 and IDLE2 are called IDLE mode: SLEEP0, SLEEP1 and SLEEP2 are called SLEEP mode.

Note 2: This mode is exited at the falling edge of the source clock selected in TBTCR<TBTCK>.

Figure 2-6 Operating Mode Transition

IDLE0

mode

RESET

NORMAL1

mode

STOP

NORMAL2

mode

SLOW2

mode

SLOW1

mode

IDLE1

mode

IDLE2

mode

SLEEP2

mode

SLEEP1

mode

SLEEP0

mode

(a) Single-clock mode

(b) Dual-clock mode

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

Interrupt

STOP pin input

Interrupt

STOP pin input

Interrupt

STOP pin input

(Note 2)

SYSCR2<TGHALT> = "1"

SYSCR2<XTEN> = "0"

SYSCR2<XTEN> = "1"

SYSCR2<SYSCK> = "0"

SYSCR2<SYSCK> = "1"

SYSCR2<XEN> = "1"

SYSCR2<XEN> = "0"

SYSCR2<TGHALT> = "1"

Reset released

TMP86CS64AFG датащи(PDF) 29 Page - Toshiba Semiconductor

TMP86CS64AFG датащи(HTML) 29 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL