TMP86CS64AFG datasheet(111/202 Pages) TOSHIBA

111 / 202 page

Page 101

TMP86CS64AFG

9.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes.

And if fc or fs is selected as the source clock in timer mode, when switching the timer mode from SLOW1 to

NORMAL2, the timer/counter2 can generate warm-up time until the oscillator is stable.

9.3.1 Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are compared with the con-

tents of up counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is

cleared. Counting up is resumed after the counter is cleared.

When fc is selected for source clock at SLOW2 mode, lower 11-bits of TC2DR are ignored and generated a

interrupt by matching upper 5-bits only. Though, in this situation, it is necessary to set TC2DRH only.

Note:When fc is selected as the source clock in timer mode, it is used at warm-up for switching from SLOW1 mode

to NORMAL2 mode.

Table 9-1 Source Clock (Internal clock) for Timer/Counter2 (at fc = 16 MHz, DV7CK=0)

TC2C

NORMAL1/2, IDLE1/2 mode

SLOW1/2 mode

SLEEP1/2 mode

DV7CK = 0

DV7CK = 1

DV1CK = 0

DV1CK = 1

DV1CK = 0

DV1CK = 1

Resolution

Maximum

Time Set-

ting

Resolu-

tion

Maximum

Time Set-

ting

Resolu-

tion

Maximum

Time Set-

ting

Resolu-

tion

Maximum

Time Set-

ting

Resolu-

tion

Maximum

Time Set-

ting

Resolu-

tion

Maxi-

mum

Time

Setting

000

524.29 [ms]

9.54 [h]

1.05 [s]

19.1 [h]

1 [s]

18.2 [h]

1 [s]

18.2 [h]

1 [s]

18.2 [h]

1 [s]

18.2 [h]

001

512.0 [

µs]

33.55 [s]

1.02 [ms]

1.12 [min]

0.98 [ms]

1.07 [min]

0.98 [ms]

1.07 [min]

0.98 [ms]

1.07

[min]

0.98 [ms]

1.07

[min]

010

16.0 [

µs]

1.05 [s]

32 [

µs]

2.09 [s]

16.0 [

µs]

1.05 [s]

32.0 [

µs]

2.10 [s]

–

011

0.5 [

µs]

32.77 [ms]

1.0 [

µs]

65.5 [ms]

0.5 [

µs]

32.77 [ms]

1.0 [

µs]

65.5 [ms]

–

100

–

–––

––

–

62.5 [ns]

–

101

30.52 [

µs]

2 [s]

30.52 [

µs]

2 [s]

30.52 [

µs]

2 [s]

30.52 [

µs]

2 [s]

–––

–

Example :Sets the timer mode with source clock fc/23 [Hz] and generates an interrupt every 25 ms (at fc = 16 MHz,

CGCR<DV1CK> = “0” )

LDW

(TC2DR), 061AH

; Sets TC2DR (25 ms ³ 28/fc = 061AH)

; IMF= “0”

SET

(EIRH). 4

; Enables INTTC2 interrupt

; IMF= “1”

(TC2CR), 00001000B

; Source clock / mode select

(TC2CR), 00101000B

; Starts Timer

TMP86CS64AFG датащи(PDF) 111 Page - Toshiba Semiconductor

TMP86CS64AFG датащи(HTML) 111 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL