SC16C852LIB datasheet(30/60 Pages) PHILIPS

30 / 60 page

SC16C852L_2

Product data sheet

Rev. 02 — 25 January 2007

30 of 60

NXP Semiconductors

SC16C852L

1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder

7.6 Modem Control Register (MCR)

This register controls the interface with the modem or a peripheral device.

Table 21.

Modem Control Register bits description

Bit

Symbol

Description

MCR[7]

Clock select

logic 0 = divide-by-1 clock input

logic 1 = divide-by-4 clock input

MCR[6]

IR enable (see Figure 29).

logic 0 = enable the standard modem receive and transmit input/output

interface (normal default condition)

logic 1 = enable infrared IrDA receive and transmit inputs/outputs. While

in this mode, the TX/RX output/inputs are routed to the infrared

encoder/decoder. The data input and output levels will conform to the

IrDA infrared interface requirement. As such, while in this mode, the

infrared TX output will be a logic 0 during idle data conditions.

MCR[5]

Reserved; set to ‘0’.

MCR[4]

Loopback. Enable the local loopback mode (diagnostics). In this mode the

transmitter output (TX) and the receiver input (RX), CTS, DSR, CD, and RI

are disconnected from the SC16C852L I/O pins. Internally the modem data

and control pins are connected into a loopback data conﬁguration (see

Figure 8). In this mode, the receiver and transmitter interrupts remain fully

operational. The Modem Control Interrupts are also operational, but the

interrupts’ sources are switched to the lower four bits of the Modem Control.

Interrupts continue to be controlled by the IER register.

logic 0 = disable Loopback mode (normal default condition)

logic 1 = enable local Loopback mode (diagnostics)

MCR[3]

OP2A/OP2B, INT enable

logic 0 = forces INT (A, B) outputs to the 3-state mode and sets

OP2A/OP2B to a logic 1 (normal default condition)

logic 1 = forces the INT (A, B) outputs to the active mode and sets

OP2A/OP2B to a logic 0

Remark: OP2A/OP2B pins do not exist on the HVQFN32 package.

MCR[2]

OP1A/OP1B are not available as an external signal in the SC16C852L. This

bit is instead used in the Loopback mode only. In the Loopback mode, this

bit is used to write the state of the modem RI interface signal.

MCR[1]

RTS

logic 0 = force RTS output to a logic 1 (normal default condition)

logic 1 = force RTS output to a logic 0

MCR[0]

DTR

logic 0 = force DTR output to a logic 1 (normal default condition)

logic 1 = force DTR output to a logic 0

SC16C852LIB датащи(PDF) 30 Page - NXP Semiconductors

SC16C852LIB датащи(HTML) 30 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL