поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SC16C852LIB датащи(PDF) 39 Page - NXP Semiconductors

номер детали SC16C852LIB
подробное описание детали  1.8 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode bus interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C852LIB датащи(HTML) 39 Page - NXP Semiconductors

Back Button SC16C852LIB Datasheet HTML 35Page - NXP Semiconductors SC16C852LIB Datasheet HTML 36Page - NXP Semiconductors SC16C852LIB Datasheet HTML 37Page - NXP Semiconductors SC16C852LIB Datasheet HTML 38Page - NXP Semiconductors SC16C852LIB Datasheet HTML 39Page - NXP Semiconductors SC16C852LIB Datasheet HTML 40Page - NXP Semiconductors SC16C852LIB Datasheet HTML 41Page - NXP Semiconductors SC16C852LIB Datasheet HTML 42Page - NXP Semiconductors SC16C852LIB Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 60 page
background image
SC16C852L_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 25 January 2007
39 of 60
NXP Semiconductors
SC16C852L
1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder
7.23 SC16C852L external reset condition and Software Reset
These two reset methods are identical and will reset the internal registers as indicated in
Table 35.
Table 35.
Reset state for registers
Register
Reset state
IER
IER[7:0] = 0
FCR
FCR[7:0] = 0
ISR
ISR[7:1] = 0; ISR[0] = 1
LCR
LCR[7:0] = 0
MCR
MCR[7:0] = 0
LSR
LSR[7] = 0; LSR[6:5] = 1; LSR[4:0] = 0
MSR
MSR[7:4] = input signals; MSR[3:0] = 0
EFCR
EFCR[7:0] = 0
SPR
SPR[7:0] = 1
DLL
undefined
DLM
undefined
TXLVLCNT
TXLVLCNT[7:0] = 0
RXLVLCNT
RXLVLCNT[7:0] = 0
EFR
EFR[7:0] = 0
Xon1
undefined
Xon2
undefined
Xoff1
undefined
Xoff2
undefined
TXINTLVL
TXINTLVL[7:0] = 0
RXINTLVL
RXINTLVL[7:0] = 0
FLWCNTH
FLWCNTH[7:0] = 0
FLWCNTL
FLWCNTL[7:0] = 0
CLKPRES
CLKPRES[7:0] = 0
RS485TIME
RS485TIME[7:0] = 0
AFCR2
AFCR2[7:0] = 0
AFCR1
AFCR1[7:0] = 0
Table 36.
Reset state for outputs
Output
Reset state
TXA, TXB
logic 1
OP2A, OP2B
logic 1
RTSA, RTSB
logic 1
DTRA, DTRB
logic 1
INTA, INTB
3-state condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com