SC16C852LIB datasheet(35/60 Pages) PHILIPS

35 / 60 page

SC16C852L_2

Product data sheet

Rev. 02 — 25 January 2007

35 of 60

NXP Semiconductors

SC16C852L

1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder

[1]

When using a software ﬂow control the Xon/Xoff characters cannot be used for data transfer.

7.15 Transmit Interrupt Level Register (TXINTLVL)

This 8-bit register is used to store the transmit FIFO trigger levels used for DMA and

interrupt generation. Trigger levels from 1 to 128 can be programmed with a granularity

of 1. Table 27 shows TXINTLVL register bit settings.

[1]

For 32-byte FIFO mode, refer to Section 7.3.

7.16 Receive Interrupt Level Register (RXINTLVL)

This 8-bit register is used to store the receive FIFO trigger levels used for DMA and

interrupt generation. Trigger levels from 1 to 128 can be programmed with a granularity

of 1. Table 28 shows RXINTLVL register bit settings.

Table 26.

Software ﬂow control functions[1]

Cont-3

Cont-2

Cont-1

Cont-0

TX, RX software ﬂow controls

No transmit ﬂow control

Transmit Xon1/Xoff1

Transmit Xon2/Xoff2

Transmit Xon1 and Xon2/Xoff1 and Xoff2

No receive ﬂow control

Receiver compares Xon1/Xoff1

Receiver compares Xon2/Xoff2

1011Transmit Xon1/Xoff1

Receiver compares Xon1 or Xon2, Xoff1 or Xoff2

0111Transmit Xon2/Xoff2

Receiver compares Xon1 or Xon2, Xoff1 or Xoff2

1111Transmit Xon1 and Xon2, Xoff1 and Xoff2

Receiver compares Xon1 and Xon2, Xoff1 and Xoff2

Table 27.

TXINTLVL register bits description

Bit

Symbol

Description

7:0

TXINTLVL[7:0]

This register stores the programmable transmit interrupt trigger levels

for 128-byte FIFO mode[1].

0x00 = trigger level is set to 1

0x01 = trigger level is set to 1

...

0x80 = trigger level is set to 128

Table 28.

RXINTLVL register bits description

Bit

Symbol

Description

7:0

RXINTLVL[7:0]

This register stores the programmable receive interrupt trigger levels

for 128-byte FIFO mode[1].

0x00 = trigger level is set to 1

0x01 = trigger level is set to 1

...

0x80 = trigger level is set to 128

SC16C852LIB датащи(PDF) 35 Page - NXP Semiconductors

SC16C852LIB датащи(HTML) 35 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL