поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADuC7023BCBZ62I-R7 датащи(PDF) 68 Page - Analog Devices

номер детали ADuC7023BCBZ62I-R7
подробное описание детали  Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADuC7023BCBZ62I-R7 датащи(HTML) 68 Page - Analog Devices

Back Button ADuC7023BCBZ62I-R7 Datasheet HTML 64Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 65Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 66Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 67Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 68Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 69Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 70Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 71Page - Analog Devices ADuC7023BCBZ62I-R7 Datasheet HTML 72Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 96 page
background image
ADuC7023
Data Sheet
| Page 68 of 96
Table 77. PLAELMx MMR Bit Descriptions
Bit
Value
Description
31 to 11
Reserved.
10 to 9
Mux 0 control (see Table 81).
8 to 7
Mux 1 control (see Table 81).
6
Mux 2 control.
This bit is set by the user to select the
output of Mux 0.
This bit is cleared by the user to select the
bit value from the PLADIN register.
5
Mux 3 control.
This bit is set by the user to select the
input pin of the particular element.
This bit is cleared by the user to select the
output of Mux 1.
4 to 1
Look-up table control.
0000
0.
0001
NOR.
0010
B and not A.
0011
Not A.
0100
A and not B.
0101
Not B.
0110
EXOR.
0111
NAND.
1000
AND.
1001
EXNOR.
1010
B.
1011
Not A or B.
1100
A.
1101
A or not B.
1110
OR.
1111
1.
0
Mux 4 control.
This bit is set by the user to bypass the flip-
flop.
This bit is cleared by the user to select the
flip-flop (cleared by default).
PLACLK Register
Name:
PLACLK
Address:
0xFFFF0B40
Default value:
0x00
Access:
Read/write
Function:
PLACLK is the clock selection for the flip-
flops. The maximum frequency when using
the GPIO pins as the clock input for the PLA
blocks is 41.78 MHz.
Table 78. PLACLK MMR Bit Descriptions
Bit
Value
Description
31 to 7
Reserved.
6 to 4
Clock source selection.
000
GPIO clock on P0.5.
001
GPIO clock on P1.1.
010
GPIO clock on P1.6.
011
HCLK.
100
External 32.768 kHz crystal.
101
Timer1 overflow.
110
UCLK.
111
Internal 32,768 oscillator.
3
Reserved.
2 to 0
Clock source selection.
000
GPIO clock on P0.5.
001
GPIO clock on P1.1.
010
GPIO clock on P1.6.
011
HCLK.
100
External 32.768 kHz crystal.
101
Timer1 overflow.
110
UCLK.
111
Internal 32,768 oscillator.
Rev. E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com