поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7713 датащи(PDF) 99 Page - Renesas Technology Corp

номер детали SH7713
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 датащи(HTML) 99 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 95Page - Renesas Technology Corp SH7713 Datasheet HTML 96Page - Renesas Technology Corp SH7713 Datasheet HTML 97Page - Renesas Technology Corp SH7713 Datasheet HTML 98Page - Renesas Technology Corp SH7713 Datasheet HTML 99Page - Renesas Technology Corp SH7713 Datasheet HTML 100Page - Renesas Technology Corp SH7713 Datasheet HTML 101Page - Renesas Technology Corp SH7713 Datasheet HTML 102Page - Renesas Technology Corp SH7713 Datasheet HTML 103Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 904 page
background image
Section 2 CPU
Rev.1.50 Aug. 30, 2006 Page 59 of 860
REJ09B0288-0150
Instruction
Instruction Code
Operation
Privileged
Mode
Cycles
T Bit
DT
Rn
0100nnnn00010000
Rn – 1
→ Rn, if Rn = 0, 1 → T,
else 0
→ T
1
Comparison
result
EXTS.B
Rm,Rn
0110nnnnmmmm1110
A byte in Rm is sign-extended
→ Rn
1
EXTS.W
Rm,Rn
0110nnnnmmmm1111
A word in Rm is sign-extended
→ Rn
1
EXTU.B
Rm,Rn
0110nnnnmmmm1100
A byte in Rm is zero-extended
→ Rn
1
EXTU.W
Rm,Rn
0110nnnnmmmm1101
A word in Rm is zero-extended
→ Rn
1
MAC.L
@Rm+,
@Rn+
0000nnnnmmmm1111
Signed operation of (Rn)
×
(Rm)
+ MAC → MAC,Rn + 4
→ Rn, Rm + 4 → Rm,
32
× 32 + 64 → 64 bits
2 (to 5)*
MAC.W
@Rm+,
@Rn+
0100nnnnmmmm1111
Signed operation of (Rn)
×
(Rm)
+ MAC → MAC,Rn + 2
→ Rn, Rm + 2 → Rm,
16
× 16 + 64 → 64 bits
2 (to 5)*
MUL.L
Rm,Rn
0000nnnnmmmm0111
Rn
× Rm → MACL,
32
× 32 → 32 bits
2 (to 5)*
MULS.W
Rm,Rn
0010nnnnmmmm1111
Signed operation of Rn
× Rm
→ MACL,
16
× 16 → 32 bits
1( to 3)*
MULU.W
Rm,Rn
0010nnnnmmmm1110
Unsigned operation of
Rn
× Rm → MACL,
16
× 16 → 32 bits
1(to 3)*
NEG
Rm,Rn
0110nnnnmmmm1011
0–Rm
→Rn
1
NEGC
Rm,Rn
0110nnnnmmmm1010
0–Rm–T
→Rn, Borrow→T
1
Borrow
SUB
Rm,Rn
0011nnnnmmmm1000
Rn–Rm
→Rn
1
SUBC
Rm,Rn
0011nnnnmmmm1010
Rn–Rm–T
→Rn, Borrow →T
1
Borrow
SUBV
Rm,Rn
0011nnnnmmmm1011
Rn–Rm
→Rn, Underflow→T
1
Underflow
Note:
*
The number of execution cycles indicated within the parentheses ( ) are required when
the operation result is read from the MACH/MACL register immediately after the
instruction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com