поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SH7713 датащи(PDF) 78 Page - Renesas Technology Corp

номер детали SH7713
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 датащи(HTML) 78 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 74Page - Renesas Technology Corp SH7713 Datasheet HTML 75Page - Renesas Technology Corp SH7713 Datasheet HTML 76Page - Renesas Technology Corp SH7713 Datasheet HTML 77Page - Renesas Technology Corp SH7713 Datasheet HTML 78Page - Renesas Technology Corp SH7713 Datasheet HTML 79Page - Renesas Technology Corp SH7713 Datasheet HTML 80Page - Renesas Technology Corp SH7713 Datasheet HTML 81Page - Renesas Technology Corp SH7713 Datasheet HTML 82Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 904 page
background image
Section 2 CPU
Rev.1.50 Aug. 30, 2006 Page 38 of 860
REJ09B0288-0150
2.3.4
Control Registers
The control registers (SR, GBR, SSR, SPC, and VBR) can be accessed by the LDC or STC
instruction in privileged mode. The GBR register can be accessed in the user mode.
The control registers are described below.
Status Register (SR): The status register (SR) indicates the system status as shown below. The
SR register can be accessed only in privileged mode.
Bit
Bit Name
Initial
Value
R/W
Description
31
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
30
MD
1
R/W
Processing Mode
Indicates the CPU processing mode.
0: User mode
1: Privileged mode
The MD bit is set to 1 in reset or exception handling state.
29
RB
1
R/W
Register Bank
The general registers R0 to R7 are banked registers. The
RB bit selects a bank used in the privileged mode.
0: Selects bank 0 registers. In this case, R0_BANK0 to
R7_BANK0 and R8 to R15 are used as general
registers.
R0_BANK1 to R7_BANK1 can be accessed by the
LDC or STR instruction.
1: Selects bank 1 registers. In this case, R0_BANK1 to
R7_BANK1 and R8 to R15 are used as general
registers.
R0_BANK0 to R7_BANK0 can be accessed by the
LDC or STR instruction.
The RB bit is set to 1 in reset or exception handling state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com