поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7713 датащи(PDF) 60 Page - Renesas Technology Corp

номер детали SH7713
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 датащи(HTML) 60 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 56Page - Renesas Technology Corp SH7713 Datasheet HTML 57Page - Renesas Technology Corp SH7713 Datasheet HTML 58Page - Renesas Technology Corp SH7713 Datasheet HTML 59Page - Renesas Technology Corp SH7713 Datasheet HTML 60Page - Renesas Technology Corp SH7713 Datasheet HTML 61Page - Renesas Technology Corp SH7713 Datasheet HTML 62Page - Renesas Technology Corp SH7713 Datasheet HTML 63Page - Renesas Technology Corp SH7713 Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 904 page
background image
Section 1 Overview and Pin Function
Rev.1.50 Aug. 30, 2006 Page 20 of 860
REJ09B0288-0150
Classification
Symbol
I/O
Name
Function
XTAL
O
Crystal
For connection to a crystal
resonator. For examples of crystal
resonator connection and external
clock input, see section 11, On-
Chip Oscillation Circuits.
CKIO
I/O
System clock
Supplies the system clock to
external devices. This pin can be
also used for external clock input.
Clock
CKIO2
O
System clock
Supplies the system clock to
external devices.
Operating mode
control
MD5 to MD0
I
Mode set
These pins set the operating
mode. Do not change values on
these pins during operation.
MD2 to MD0 set the clock mode,
MD4 and MD3 set the bus-width
mode of area 0, and MD5 sets the
endian.
RESETP
I
Power-on reset
When low, the system enters the
power-on reset state.
RESETM
I
Manual reset
When low, the system enters the
manual reset state.
STATUS1
STATUS0
O
Status output
Indicates that this LSI is in
software standby mode, reset, or
sleep.
BREQ
I
Bus request
Low when an external device
requests the release of the bus
mastership.
System control
BACK
O
Bus request
acknowledge
Indicates that the bus mastership
has been released to an external
device. Reception of the
BACK
signal informs the device which
has output the
BREQ signal that it
has acquired the bus mastership.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com