поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7713 датащи(PDF) 38 Page - Renesas Technology Corp

номер детали SH7713
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 датащи(HTML) 38 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 34Page - Renesas Technology Corp SH7713 Datasheet HTML 35Page - Renesas Technology Corp SH7713 Datasheet HTML 36Page - Renesas Technology Corp SH7713 Datasheet HTML 37Page - Renesas Technology Corp SH7713 Datasheet HTML 38Page - Renesas Technology Corp SH7713 Datasheet HTML 39Page - Renesas Technology Corp SH7713 Datasheet HTML 40Page - Renesas Technology Corp SH7713 Datasheet HTML 41Page - Renesas Technology Corp SH7713 Datasheet HTML 42Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 904 page
background image
Rev.1.50 Aug. 30, 2006 Page xxxviii of xl
Table 12.13
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (2)-1........................................................................ 405
Table 12.13
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (2)-2........................................................................ 406
Table 12.14
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (3)........................................................................... 408
Table 12.15
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (4)-1........................................................................ 409
Table 12.15
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (4)-2........................................................................ 410
Table 12.16
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (5)-1........................................................................ 411
Table 12.16
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (5)-2........................................................................ 412
Table 12.17
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (6)-1........................................................................ 413
Table 12.17
Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and
Address Multiplex Output (6)-2........................................................................ 414
Table 12.18
Relationship between Access Size and Number of Bursts................................ 415
Table 12.19
Access Address in SDRAM Mode Register Write ........................................... 435
Table 12.20
Output Addresses when EMRS Command is Issued ........................................ 438
Table 12.21
Relationship between Bus Width, Access Size, and Number of Bursts............ 441
Section 13 Direct Memory Access Controller (DMAC)
Table 13.1
Pin Configuration.................................................................................................. 461
Table 13.2
DMARS Setting.................................................................................................... 474
Table 13.3
Selecting External Request Modes with RS Bits .................................................. 477
Table 13.4
Selecting External Request Detection with DL, DS Bits...................................... 478
Table 13.5
Selecting External Request Detection with DO Bit .............................................. 478
Table 13.6
Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits ..... 479
Table 13.7
Supported DMA Transfers.................................................................................... 482
Table 13.8
Relationship of Request Modes and Bus Modes by DMA Transfer Category ..... 488
Section 14 Timer Unit (TMU)
Table 14.1
TMU Interrupt Sources......................................................................................... 504
Section 15 Realtime Clock (RTC)
Table 15.1
Pin Configuration.................................................................................................. 507
Table 15.2
Recommended Oscillator Circuit Constants (Recommended Values).................. 528
Section 16 Serial Communication Interface with FIFO (SCIF)
Table 16.1
Pin Configuration.................................................................................................. 534



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com