SH7713 datasheet(83/904 Pages) RENESAS

83 / 904 page

Section 2 CPU

Rev.1.50 Aug. 30, 2006 Page 43 of 860

REJ09B0288-0150

@(R1+0) @(R1+1) @(R1+2) @(R1+3)

[7:0]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[15:8]

[7:0]

(a) Byte access

Example: MOV.B R0, @R1

(R1 = Address 4n)

(b) Word access

Example: MOV.W R0, @R1

(R1 = Address 4n)

Example: MOV.L R0, @R1

(R1 = Address 4n)

Byte position

in R0

Byte position

in memory

Figure 2.7 Data Format on Memory (Big Endian Mode)

The little endian mode can also be specified as data format. Either big-endian or little-endian

mode can be selected according to the external pin (MD5) at a power-on reset. When MD5 is low

at reset, the processor operates in big-endian mode. When MD5 is high at reset, the processor

operates in little-endian mode. The endian mode cannot be modified dynamically.

In little endian mode, the MSB byte in the register corresponds to the highest address in the

memory, and the LSB the in the register corresponds to the lowest address (figure 2.8). For

example, if the contents of the general register R0 is stored at an address indicated by the general

and the LSB byte of the R1 register is stored at the address indicated by the R1.

If the little endian mode is selected, the on-chip memory are accessed in little endian mode.

However, the on-chip device registers assigned to memory are accessed in big endian mode. Note

that the available access size (byte, word, or long word) differs in each register.

Note:

The CPU instruction codes of this LSI must be stored in word units. In little endian mode,

the instruction code must be stored from lower byte to upper byte in this order from the

word boundary of the memory.

@(R1+3) @(R1+2) @(R1+1) @(R1+0)

[7:0]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[15:8]

[7:0]

(a) Byte access

Example: MOV.B R0, @R1

(R1 = Address 4n)

(b) Word access

Example: MOV.W R0, @R1

(R1 = Address 4n)

Example: MOV.L R0, @R1

(R1 = Address 4n)

Byte position

in R0

Byte position

in memory

Figure 2.8 Data Format on Memory (Little Endian Mode)

SH7713 датащи(PDF) 83 Page - Renesas Technology Corp

SH7713 датащи(HTML) 83 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL