поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/1N датащи(PDF) 165 Page - Renesas Technology Corp

номер детали M16C/1N
подробное описание детали  RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/10 SERIES
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/1N датащи(HTML) 165 Page - Renesas Technology Corp

Back Button M16C/1N Datasheet HTML 161Page - Renesas Technology Corp M16C/1N Datasheet HTML 162Page - Renesas Technology Corp M16C/1N Datasheet HTML 163Page - Renesas Technology Corp M16C/1N Datasheet HTML 164Page - Renesas Technology Corp M16C/1N Datasheet HTML 165Page - Renesas Technology Corp M16C/1N Datasheet HTML 166Page - Renesas Technology Corp M16C/1N Datasheet HTML 167Page - Renesas Technology Corp M16C/1N Datasheet HTML 168Page - Renesas Technology Corp M16C/1N Datasheet HTML 169Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 238 page
background image
Rev.1.00
Oct 20, 2004
page 153 of 222
M16C/1N Group
16. CAN Module
REJ09B0007-0100Z
16.12.2 Transmission
Figure 16.25 shows the timing of the transmit sequence.
TrmActive
CANbus
TrmReq
Succ. Xmit Int.
MBOX
TrmSucc
TrmState
SentData
SOF
SOF
Transmission slot No.
B(4)
ACK
EOF
IFS
(1)
(3)
(3)
(3)
(2)
(2)
(1)
(1)
i=0 to15
Figure 16.25 Timing of Transmit Sequence
(1) If the TrmReq bit of the C0MCTLi register (i=0 to 15) is set to "1" (Transmission slot) in bus idle
state, the TrmActive bit of the C0MCTLi register and the TrmState bit of the C0STR register are set
to "1" (Transmitting/Transmitter), and the CAN module starts transmitting.
(2) If the arbitration is lost after the CAN module starts transmitting, the TrmActive and TrmState bits
are set to "0".
(3) If the transmission is successful without lost arbitration, the SentData bit of the C0MCTLi register is
set to "1" (Transmission is successfully completed) and TrmActive bit of the C0MCTLj register is
set to "0" (Waiting for bus idle or completion of arbitration). And when the interrupt enable bits of
the C0ICR register = 1 (Interrupt enabled), CAN0 successful transmission interrupt request is gen-
erated and the MBOX (the slot number which transmitted the message) and TrmSucc bits of the
C0STR register are changed.
(4) When starting the next transmission, set the SentData and TrmReq bits to "0", then set the TrmReq
bit to "1" after checking that the SentData and TrmReq bits are set to "0".



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com