поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/1N датащи(PDF) 67 Page - Renesas Technology Corp

номер детали M16C/1N
подробное описание детали  RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/10 SERIES
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/1N датащи(HTML) 67 Page - Renesas Technology Corp

Back Button M16C/1N Datasheet HTML 63Page - Renesas Technology Corp M16C/1N Datasheet HTML 64Page - Renesas Technology Corp M16C/1N Datasheet HTML 65Page - Renesas Technology Corp M16C/1N Datasheet HTML 66Page - Renesas Technology Corp M16C/1N Datasheet HTML 67Page - Renesas Technology Corp M16C/1N Datasheet HTML 68Page - Renesas Technology Corp M16C/1N Datasheet HTML 69Page - Renesas Technology Corp M16C/1N Datasheet HTML 70Page - Renesas Technology Corp M16C/1N Datasheet HTML 71Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 238 page
background image
Rev.1.00
Oct 20, 2004
page 55 of 222
M16C/1N Group
10. Interrupt
REJ09B0007-0100Z
Instruction
Interrupt sequence
Instruction in
interrupt routine
Time
Interrupt response time
(a)
(b)
Interrupt request acknowledged
Interrupt request generated
(a) A time
from when an interrupt request is generated till when the instruction then executing is
completed. The length of this time varies with the instruction being executed. The DIVX instruction
requires the longest time, which is equal to 30 cycles (without wait state, the divisor being a register).
(b) A time during which the interrupt sequence is executed. For details, see the table below. Note, however, that
the values in this table must be increased 2 cycles for the DBC interrupt and 1 cycle for the address match and
single-step interrupts.
Locate an interrupt vector address in an even address, if possible.
Interrupt vector address
Without wait
Even
Even
Odd
Odd
Even
Odd
Even
Odd
18 cycles
19 cycles
19 cycles
20 cycles
Stack pointer (SP) value
10.1.5.6 Interrupt Response Time
'Interrupt response time' is the period between the instant an interrupt occurs and the instant the
first instruction within the interrupt routine has been executed. This time comprises the period from
the occurrence of an interrupt to the completion of the instruction under execution at that moment
(a) and the time required for executing the interrupt sequence (b). Figure 10.5 shows the interrupt
response time.
Figure 10.5 Interrupt response time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com