поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/1N датащи(PDF) 77 Page - Renesas Technology Corp

номер детали M16C/1N
подробное описание детали  RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/10 SERIES
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/1N датащи(HTML) 77 Page - Renesas Technology Corp

Back Button M16C/1N Datasheet HTML 73Page - Renesas Technology Corp M16C/1N Datasheet HTML 74Page - Renesas Technology Corp M16C/1N Datasheet HTML 75Page - Renesas Technology Corp M16C/1N Datasheet HTML 76Page - Renesas Technology Corp M16C/1N Datasheet HTML 77Page - Renesas Technology Corp M16C/1N Datasheet HTML 78Page - Renesas Technology Corp M16C/1N Datasheet HTML 79Page - Renesas Technology Corp M16C/1N Datasheet HTML 80Page - Renesas Technology Corp M16C/1N Datasheet HTML 81Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 238 page
background image
Rev.1.00
Oct 20, 2004
page 65 of 222
M16C/1N Group
10. Interrupt
REJ09B0007-0100Z
Address match interrupt enable register
Symbol
AIER
Address
000916
When reset
XXXXXX002
RW
RW
RW
Function
Bit name
Bit symbol
AIER0
Address match interrupt register i (i = 0, 1)
Symbol
RMAD0
RMAD1
When reset
XXXX00002, 000000002, 000000002
Address
001216 to 001016
001616 to 001416
RW
RW
Function
Values that can be set
Address setting register for address match interrupt
Nothing is assigned.
In an attempt to write to these bits, write "0". The value, if read,
turns out to be indeterminate.
0000016 to FFFFF16
Address match interrupt 0
enable bit
0 : Interrupt disabled
1 : Interrupt enabled
AIER1
Nothing is assigned.
In an attempt to write to these bits, write "0". The value, if read,
turns out to be indeterminate.
Address match interrupt 1
enable bit
0 : Interrupt disabled
1 : Interrupt enabled
b0 b7
b0
b3
(b19)
(b16)
b7
b0
(b15)
(b8)
b7
(b23)
b7
b6
b5 b4
b3
b2
b1
b0
10.6 Address Match Interrupt
An address match interrupt is generated immediately before the instruction at the address indicated by
the address match interrupt register is executed. Two address match interrupts can be set, each of which
can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not
affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the
program counter (PC) for an address match interrupt varies depending on the instruction being executed.
Figure 10.16 shows the address match interrupt-related registers.
Figure 10.16 Address match interrupt-related registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com