| поискавой системы для электроныых деталей |
|
M16C/1N датащи(PDF) 72 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/1N датащи(HTML) 72 Page - Renesas Technology Corp |
|
72 / 238 page ![]() Rev.1.00 Oct 20, 2004 page 60 of 222 M16C/1N Group 10. Interrupt REJ09B0007-0100Z b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5 b4 b3 b2 b1 b0 External input enable register INT0EN INT0 input enable bit (Note 1) 0 : Disabled 1 : Enabled INT0F0 INT0F1 INT0 input filter select bit INT0PL INT0 input polarity select bit (Note 1) 0 : One edge 1 : Two edges INT1EN INT1 input enable bit 0 : Disabled 1 : Enabled INT1PL INT1 input polarity select bit 0 : One edge 1 : Two edges INT2EN INT2 input enable bit 0 : Disabled 1 : Enabled INT2PL INT2 input polarity select bit 0 : One edge 1 : Two edges INT3EN INT3 input enable bit 0 : Disabled 1 : Enabled INT0F2 UART0 receive hardware interrupt enable bit (Note 1) 0 : Disabled 1 : Enabled INT3PL INT3 input polarity select bit 0 : One edge 1 : Two edges Nothing is assigned. When write, nothing can be written. When read, their contents are indeterminate. Symbol INTEN Address 009616 When reset 0016 RW RW RW RW RW RW RW RW RW Function Bit name Bit symbol INT0 input filter select register Symbol INT0F Address 001E16 When reset XXXXX0002 RW RW RW RW Function Bit name Bit symbol 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling b1 b0 Note 1: Interrupts used for debugging purposes only. Be sure to set "0" to this bit. Note 1: This bit must be set in condition of the INT0 pin one-shot trigger control bit (bit 6 at address 008416)="0" (INT0 pin one-shot trigger invalid). ______ 10.2 INT Interrupt ________ 10.2.1 INT0 Interrupt INT0 to INT3 are triggered by the edges of external inputs. The edge polarity of INT0 to INT2 is selected using the polarity select bit (bit 4 at addresses 005D16, 005E16 and 005F16). Input to INT0 is available via filter with three different sampling frequencies. As to external interrupt input, an interrupt can be generated both at the rising edge and at the falling ________ edge by setting the INTi (i=0 to 3) input polarity select bit of the external input enable register (address 009616) to "1". To select both edges, set the polarity switching bit of the corresponding interrupt con- trol register to "0" (falling edge). To select one edge, set the polarity switching bit of the corresponding interrupt control register to either "1" (raising edge) or "0" (falling edge). Please note that when one edge is selected using INT3, the polarity will be a falling edge. After setting the external input enable register, clear the interrupt request bit, and then enable the corresponding input interrupt. Moreover, you should write to the external input enable bit only under conditions where the corresponding input interrupt is disabled. Figure 10.10 shows the external input related registers. Figure 10.10 External input related registers |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |