поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83867CSRGZR.B датащи(PDF) 95 Page - Texas Instruments

номер детали DP83867CSRGZR.B
подробное описание детали  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

DP83867CSRGZR.B датащи(HTML) 95 Page - Texas Instruments

Back Button DP83867CSRGZR.B Datasheet HTML 91Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 92Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 93Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 94Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 95Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 96Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 97Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 98Page - Texas Instruments DP83867CSRGZR.B Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 129 page
background image
Table 7-114. I/O Configuration (IO_MUX_CFG), Address 0x0170 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
12:8
CLK_O_SEL
0 1100, RW
Clock Output Select:
01101 - 11111: RESERVED
01100: Reference clock (synchronous to XI input clock)
01011: Channel D transmit clock
01010: Channel C transmit clock
01001: Channel B transmit clock
01000: Channel A transmit clock
00111: Channel D receive clock divided by 5
00110: Channel C receive clock divided by 5
00101: Channel B receive clock divided by 5
00100: Channel A receive clock divided by 5
00011: Channel D receive clock
00010: Channel C receive clock
00001: Channel B receive clock
00000: Channel A receive clock
7
RESERVED
0, RO
RESERVED
6
CLK_O_DISABLE
0 , RW
Clock Output Disable:
1 = Disable clock output on CLK_OUT pin.
0 = Enable clock output on CLK_OUT pin.
5
RESERVED
0, RO
RESERVED
4:0
IO_IMPEDANCE_CTRL
TRIM, RW
Impedance Control for MAC I/Os:
Output impedance approximate range from 35-70Ω in 32 steps.
Lowest being 11111 and highest being 00000. Range and Step size
will vary with process.
Default is set to 50Ω by trim. But the default register value can
vary by process. Non default values of MAC I/O impedance can
be used based on trace impedance. Mismatch between device and
trace impedance can cause voltage overshoot and undershoot.
www.ti.com
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
95
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com