| поискавой системы для электроныых деталей |
|
DP83867CSRGZR.B датащи(PDF) 55 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DP83867CSRGZR.B датащи(HTML) 55 Page - Texas Instruments |
|
55 / 129 page ![]() 7.6.10 1000BASE-T Configuration Register (CFG1) Table 7-19. Configuration Register 1 (CFG1), Address 0x0009 BIT BIT NAME DEFAULT DESCRIPTION 15:13 TEST MODE 000, RW Test Mode Select: 111 = Test Mode 7 - Repetitive {Pulse, 63 zeros} 110 = Test Mode 6 - Repetitive 0001 sequence 101 = Test Mode 5 - Scrambled MLT3 Idles 100 = Test Mode 4 - Transmit Distortion Test 011 = Test Mode 3 - Transmit Jitter Test (Slave Mode) 010 = Test Mode 2 - Transmit Jitter Test (Master Mode) 001 = Test Mode 1 - Transmit Waveform Test 000 = Normal Mode 12 MASTER / SLAVE MANUAL CONFIGURATION 0, RW Enable Manual Master / Slave Configuration: 1 = Enable Manual Master/Slave Configuration control. 0 = Disable Manual Master/Slave Configuration control. Using the manual configuration feature can prevent the PHY from establishing link in 1000Base-T mode if a conflict with the link partner’s setting exists. 11 MASTER / SLAVE CONFIGURATION VALUE 0, RW Manual Master / Slave Configuration Value: 1 = Set PHY as MASTER when register 09h bit 12 = 1. 0 = Set PHY as SLAVE when register 09h bit 12 = 1. Using the manual configuration feature can prevent the PHY from establishing link in 1000Base-T mode if a conflict with the link partner’s setting exists. 10 PORT TYPE 0, RW Advertise Device Type: Multi or single port: 1 = Multi-port device. 0 = Single-port device. 9 1000BASE-T FULL DUPLEX RGZ: 1, RW Advertise 1000BASE-T Full Duplex Capable: 1 = Advertise 1000Base-T Full Duplex ability. 0 = Do not advertise 1000Base-T Full Duplex ability. PAP: Strap, RW 8 1000BASE-T HALF DUPLEX 1, RW Advertise 1000BASE-T Half Duplex Capable: 1 = Advertise 1000Base-T Half Duplex ability. 0 = Do not advertise 1000Base-T Half Duplex ability. 7 TDR AUTO RUN 0, RW Automatic TDR on Link Down: 1 = Enable execution of TDR procedure after link down event. 0 = Disable automatic execution of TDR. 6:0 RESERVED 000 0000, RO RESERVED: Write ignored, read as 0. www.ti.com DP83867CS, DP83867IS, DP83867E SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 55 Product Folder Links: DP83867CS DP83867IS DP83867E |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |