поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72324BJ2 датащи(PDF) 33 Page - STMicroelectronics

номер детали ST72324BJ2
подробное описание детали  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 датащи(HTML) 33 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 29Page - STMicroelectronics ST72324BJ2 Datasheet HTML 30Page - STMicroelectronics ST72324BJ2 Datasheet HTML 31Page - STMicroelectronics ST72324BJ2 Datasheet HTML 32Page - STMicroelectronics ST72324BJ2 Datasheet HTML 33Page - STMicroelectronics ST72324BJ2 Datasheet HTML 34Page - STMicroelectronics ST72324BJ2 Datasheet HTML 35Page - STMicroelectronics ST72324BJ2 Datasheet HTML 36Page - STMicroelectronics ST72324BJ2 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 188 page
background image
ST72324B
Supply, reset and clock management
33/188
The interrupt on the rising edge is used to inform the application that the VDD warning state
is over.
If the voltage rise time trv is less than 256 or 4096 CPU cycles (depending on the reset delay
selected by option byte), no AVD interrupt will be generated when VIT+(AVD) is reached.
If trv is greater than 256 or 4096 cycles then:
If the AVD interrupt is enabled before the VIT+(AVD) threshold is reached, then 2 AVD
interrupts will be received: the first when the AVDIE bit is set, and the second when the
threshold is reached.
If the AVD interrupt is enabled after the VIT+(AVD) threshold is reached then only one
AVD interrupt will occur.
Figure 17.
Using the AVD to monitor VDD
6.5.3
Low power modes
6.5.4
Interrupts
The AVD interrupt event generates an interrupt if the AVDIE bit is set and the interrupt mask
in the CC register is reset (RIM instruction).
M
VDD
VIT+(AVD)
VIT-(AVD)
AVDF bit
0
0
Reset value
if AVDIE bit = 1
Vhyst
AVD Interrupt
Request
Interrupt process
Interrupt process
VIT+(LVD)
VIT-(LVD)
LVD RESET
Early warning interrupt
(power has dropped, MCU not
not yet in reset)
1
1
trv Voltage rise time
Table 9.
Effect of low power modes on SI
Mode
Description
Wait
No effect on SI. AVD interrupt causes the device to exit from Wait mode.
Halt
The CRSR register is frozen.
Table 10.
AVD interrupt control/wake-up capability
Interrupt event
Event flag
Enable Control bit Exit from WAIT
Exit from HALT
AVD event
AVDF
AVDIE
Yes
No



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com