поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72324BJ2 датащи(PDF) 64 Page - STMicroelectronics

номер детали ST72324BJ2
подробное описание детали  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 датащи(HTML) 64 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 60Page - STMicroelectronics ST72324BJ2 Datasheet HTML 61Page - STMicroelectronics ST72324BJ2 Datasheet HTML 62Page - STMicroelectronics ST72324BJ2 Datasheet HTML 63Page - STMicroelectronics ST72324BJ2 Datasheet HTML 64Page - STMicroelectronics ST72324BJ2 Datasheet HTML 65Page - STMicroelectronics ST72324BJ2 Datasheet HTML 66Page - STMicroelectronics ST72324BJ2 Datasheet HTML 67Page - STMicroelectronics ST72324BJ2 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 188 page
background image
On-chip peripherals
ST72324B
64/188
10.1.9
Control register (WDGCR)
10.2
Main clock controller with real-time clock and beeper
(MCC/RTC)
The main clock controller consists of three different functions:
●
a programmable CPU clock prescaler
●
a clock-out signal to supply external devices
●
a real-time clock timer with interrupt capability
Each function can be used independently and simultaneously.
10.2.1
Programmable CPU clock prescaler
The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal
peripherals. It manages Slow power saving mode (see Section 8.2: Slow mode on page 47
for more details).
The prescaler selects the fCPU main clock frequency and is controlled by three bits in the
MCCSR register: CP[1:0] and SMS.
WDGCR
Reset value: 0111 1111 (7Fh)
7
654
32
10
WDGA
T[6:0]
R/W
R/W
Table 34.
WDGCR register description
Bit
Name
Function
7WDGA
Activation bit
This bit is set by software and only cleared by hardware after a reset. When
WDGA = 1, the watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled
Note: This bit is not used if the hardware watchdog option is enabled by option byte.
6:0
T[6:0]
7-bit counter (MSB to LSB)
These bits contain the value of the Watchdog counter, which is decremented every
16384 fOSC2 cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh
(T6 is cleared).
Table 35.
Watchdog timer register map and reset values
Address (Hex.) Register label
7
654
3210
002Ah
WDGCR
reset value
WDGA
0
T6
1
T5
1
T4
1
T3
1
T2
1
T1
1
T0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com