поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72324BJ2 датащи(PDF) 84 Page - STMicroelectronics

номер детали ST72324BJ2
подробное описание детали  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 датащи(HTML) 84 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 80Page - STMicroelectronics ST72324BJ2 Datasheet HTML 81Page - STMicroelectronics ST72324BJ2 Datasheet HTML 82Page - STMicroelectronics ST72324BJ2 Datasheet HTML 83Page - STMicroelectronics ST72324BJ2 Datasheet HTML 84Page - STMicroelectronics ST72324BJ2 Datasheet HTML 85Page - STMicroelectronics ST72324BJ2 Datasheet HTML 86Page - STMicroelectronics ST72324BJ2 Datasheet HTML 87Page - STMicroelectronics ST72324BJ2 Datasheet HTML 88Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 188 page
background image
On-chip peripherals
ST72324B
84/188
10.3.6
Summary of timer modes
10.3.7
16-bit timer registers
Each timer is associated with three control and status registers, and with six pairs of data
registers (16-bit values) relating to the two input captures, the two output compares, the
counter and the alternate counter.
Control Register 1 (CR1)
M
Table 47.
Summary of timer modes
Mode
Timer resources
Input
Capture 1
Input
Capture 2
Output
Compare 1
Output
Compare 2
Input Capture
(1 and/or 2)
Yes
Yes
Yes
Yes
Output Compare
(1 and/or 2)
One Pulse mode
No
Not recommended(1)
1.
See note 4 in One Pulse mode on page 79.
No
Partially(2)
2.
See note 5 in One Pulse mode on page 79.
PWM mode
Not recommended(3)
3.
See note 4 in Pulse Width Modulation mode on page 81.
No
CR1
Reset value: 0000 0000 (00h)
7
654
32
10
ICIE
OCIE
TOIE
FOLV2
FOLV1
OLVL2
IEDG1
OLVL1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 48.
CR1 register description
Bit
Name
Function
7ICIE
Input Capture Interrupt Enable
0: Interrupt is inhibited.
1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is
set.
6OCIE
Output Compare Interrupt Enable
0: Interrupt is inhibited.
1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register
is set.
5TOIE
Timer Overflow Interrupt Enable
0: Interrupt is inhibited.
1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com