поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72324BJ2 датащи(PDF) 73 Page - STMicroelectronics

номер детали ST72324BJ2
подробное описание детали  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 датащи(HTML) 73 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 69Page - STMicroelectronics ST72324BJ2 Datasheet HTML 70Page - STMicroelectronics ST72324BJ2 Datasheet HTML 71Page - STMicroelectronics ST72324BJ2 Datasheet HTML 72Page - STMicroelectronics ST72324BJ2 Datasheet HTML 73Page - STMicroelectronics ST72324BJ2 Datasheet HTML 74Page - STMicroelectronics ST72324BJ2 Datasheet HTML 75Page - STMicroelectronics ST72324BJ2 Datasheet HTML 76Page - STMicroelectronics ST72324BJ2 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 188 page
background image
ST72324B
On-chip peripherals
73/188
External clock
The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.
The status of the EXEDG bit in the CR2 register determines the type of level transition on
the external clock pin EXTCLK that will trigger the free running counter.
The counter is synchronized with the falling edge of the internal CPU clock.
A minimum of four falling edges of the CPU clock must occur between two consecutive
active edges of the external clock; thus the external clock frequency must be less than a
quarter of the CPU clock frequency.
Figure 38.
Counter timing diagram, internal clock divided by 2
Figure 39.
Counter timing diagram, internal clock divided by 4
Figure 40.
Counter timing diagram, internal clock divided by 8
Note:
The MCU is in reset state when the internal reset signal is high, when it is low the MCU is
running.
CPU clock
FFFD FFFE FFFF 0000
0001
0002
0003
Internal reset
Timer clock
Counter register
Timer Overflow Flag (TOF)
FFFC
FFFD
0000
0001
CPU clock
Internal reset
Timer clock
Counter register
Timer Overflow Flag (TOF)
CPU clock
Internal reset
Timer clock
Counter register
Timer Overflow Flag (TOF)
FFFC
FFFD
0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com