AMC131M01DFMR datasheet(44/81 Pages) TI

44 / 81 page

8.5.3.8 WREG (011a aaaa annn nnnn)

The WREG command allows writing an arbitrary number of contiguous device registers. The binary format of the

command word is 011a aaaa annn nnnn, where a aaaa a is the binary address of the register to begin writing

and nnn nnnn is the unsigned binary number of consecutive registers to write minus one. Send the data to be

written immediately following the command word. Write the intended contents of each register into individual

words, MSB aligned.

If the input CRC is enabled, write this CRC after the register data. The registers are written to the device as

they are shifted into DIN. Therefore, a CRC error does not prevent an erroneous value from being written to a

The device ignores writes to read-only registers or to out-of-bounds addresses. Gaps in the register map

address space are still included in the parameter nnn nnnn, but are not writeable so no change is made to them.

The response to the WREG command that occurs in the following frame appears as 010a aaaa ammm mmmm,

where mmm mmmm is the number of registers actually written minus one. This number can be checked by the

host against nnn nnnn to make sure the expected number of registers are written.

Figure 8-24 shows a typical WREG sequence. In this example, the number of registers to write is larger than one

and, therefore, the frame is extended beyond the ADC data word and output CRC word. Make sure all ADC data

and output CRC are shifted out during each transaction where new data are available.

DRDY

SCLK

DIN

DOUT

Channel 0 Data

CRC

Response

Hi-Z

Don’t Care

Channel 0 Data

Response

WREG

st register’s

data

Command

CRC

nd register’s

data

rd register’s

data

th register’s

data

th register’s

data

N-1

th register’s

data

th register’s

data

CRC

Hi-Z

Figure 8-24. Writing Registers

8.5.4 ADC Output Buffer and FIFO Buffer

As shown in Figure 8-25, the AMC131M01 has two internal data buffers holding conversion data: an ADC output

buffer and a FIFO buffer. Each buffer can only hold one conversion result at a time. The data output on DOUT is

always from the FIFO buffer.

ADC Output

Buffer

ADC Data

ADC

FIFO Buffer

ADC Data

DRDYx

To SPI

Figure 8-25. ADC Data Output Buffer Structure

Whenever the ADC generates new conversion data, the ADC output buffer is updated immediately with the new

data. However, updating the FIFO buffer depends on the previous conversion data retrieval by the host. There

are three scenarios:

• If conversion data (N) stored in the FIFO buffer has already been read by the host at the time that new

conversion data (N+1) become available, then the FIFO buffer is updated with the new conversion data

(N+1). In this case, data in both the ADC output buffer and the FIFO buffer are updated at the same time (that

is, both buffers now hold the same conversion data N+1).

AMC131M01

SBASA57 – SEPTEMBER 2023

www.ti.com

Submit Document Feedback

Product Folder Links: AMC131M01

AMC131M01DFMR датащи(PDF) 44 Page - Texas Instruments

AMC131M01DFMR датащи(HTML) 44 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

датащи скачать

ссылки URL