IMX8MPCEC datasheet(11/111 Pages) NXP

11 / 111 page

Modules list

i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021

NXP Semiconductors

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

General Purpose I/O Modules

Used for general purpose input/output to external ICs. Each GPIO

module supports up to 32 bits of I/O.

GPMI

General Purpose Memory

Interface

The GPMI module supports up to 4x NAND devices and 62-bit ECC

encryption/decryption for NAND Flash Controller (GPMI2). GPMI

supports separate DMA channels for each NAND device.

GPT1

GPT2

GPT3

GPT4

GPT5

GPT6

General Purpose Timer

Each GPT is a 32-bit “free-running” or “set-and-forget” mode timer

with programmable prescaler and compare and capture register. A

timer counter value can be captured using an external event and can

be configured to trigger a capture event on either the leading or

trailing edges of an input pulse. When the timer is configured to

operate in “set-and-forget” mode, it is capable of providing precise

interrupts at regular intervals with minimal processor intervention.

The counter has output compare logic to provide the status and

interrupt at comparison. This timer can be configured to run either on

an external clock or on an internal clock.

GPU2D

Graphics Processing Unit-2D

This Graphic Processing Unit defines a high-performance, multi-pipe

2D raster graphics core that accelerates the 2D graphics display.

GPU3D

Graphics Processing Unit-3D

The GPU3D provides hardware acceleration for 3D graphics

algorithms with sufficient processor power to run desktop quality

interactive graphics applications on displays.

I2C1

I2C2

I2C3

I2C4

I2C5

I2C6

I2C Interface

I2C provides serial interface for external devices. Data rates of up to

320 kbps are supported.

IOMUXC

IOMUX Control

This module enables flexible I/O multiplexing. Each IO pad has a

default as well as several alternate functions. The alternate functions

are software configurable.

LCDIF

LCD interface

The LCD Interface (LCDIF) is a general purpose display controller

used to drive a wide range of display devices varying in size and

capability.

LDB

LVDS Display Bridge

LVDS Display Bridge is used to connect the LCDIF to External LVDS

Display Interface. LDB supports two channels; each channel has

following signals:

• One clock pair

• Four data pairs

Each signal pair contains LVDS special differential pad (PadP,

PadM).

MIPI CSI1

MIPI CSI2

(four-lane)

MIPI Camera Serial Interface

This module provides one four-lane MIPI camera serial interfaces,

which operates up to a maximum bit rate of 1.5 Gbps.

MIPI DSI (four-lane)

MIPI Display Serial Interface

This module provides a four-lane MIPI display serial interface

operating up to a maximum bit rate of 1.5 Gbps.

Table 4. i.MX 8M Plus modules list (continued)

Block mnemonic

Block name

Brief description

IMX8MPCEC датащи(PDF) 11 Page - NXP Semiconductors

IMX8MPCEC датащи(HTML) 11 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL